

# HITACHI

## SERVICE MANUAL

TK

No.9009E

### DV-C605U



### CONTENTS

1. Precautions
2. Reference Information
3. Product Specifications and Operating Instructions
4. Disassembly and Reassembly
5. Circuit Descriptions
6. Troubleshooting
7. Exploded Views
8. Replacement Parts List
9. Block Diagrams
10. PCB Diagrams
11. Wiring Diagram
12. Schematic Diagram

Part number for Pickup Assy added 6/21/01



SPECIFICATIONS AND PARTS ARE SUBJECT TO CHANGE FOR IMPROVEMENT

## DVD PLAYER

September

2000

Digital Media Products Division, Tokai

---

# 1. Precautions

---

## 1-1 Safety Precautions

---

1) Before returning an instrument to the customer, always make a safety check of the entire instrument, including, but not limited to, the following items:

(1) Be sure that no built-in protective devices are defective or have been defeated during servicing. (1) Protective shields are provided to protect both the technician and the customer. Correctly replace all missing protective shields, including any remove for servicing convenience. (2) When reinstalling the chassis and/or other assembly in the cabinet, be sure to put back in place all protective devices, including, but not limited to, nonmetallic control knobs, insulating fish papers, adjustment and compartment covers/shields, and isolation resistor/capacitor networks. Do not operate this instrument or permit it to be operated without all protective devices correctly installed and functioning.

(2) Be sure that there are no cabinet openings through which adults or children might be able to insert their fingers and contact a hazardous voltage. Such openings include, but are not limited to, excessively wide cabinet ventilation slots, and an improperly fitted and/or incorrectly secured cabinet back cover.

(3) Leakage Current Hot Check-With the instrument completely reassembled, plug the AC line cord directly into a 120V AC outlet. (Do not use a isolation transformer during this test.) Use a leakage current tester or a metering system that complies with American National Standards institute (ANSI) C101.1 Leakage Current for Appliances and Underwriters Laboratories (UL) 1270 (40.7). With the instrument's AC switch first in the ON position and then in the OFF position, measure from a known earth ground (metal water pipe, conduit, etc.) to all exposed metal parts of the instrument (antennas, handle brackets, metal cabinets, screwheads, metallic overlays, control shafts, etc.), especially any exposed metal parts that offer an electrical return path to the chassis. Any current measured must not exceed 0.5mA. Reverse the instrument power cord plug in the outlet and repeat the test. See Fig. 1-1.

Any measurements not within the limits specified herein indicate a potential shock hazard that must be eliminated before returning the instrument to the customer.




Fig. 1-1 AC Leakage Test

(4) Insulation Resistance Test Cold Check-(1) Unplug the power supply cord and connect a jumper wire between the two prongs of the plug. (2) Turn on the power switch of the instrument. (3) Measure the resistance with an ohmmeter between the jumpered AC plug and all exposed metallic cabinet parts on the instrument, such as screwheads, antenna, control shafts, handle brackets, etc. When an exposed metallic part has a return path to the chassis, the reading should be between 1 and 5.2 megohm. When there is no return path to the chassis, the reading must be infinite. If the reading is not within the limits specified, there is the possibility of a shock hazard, and the instrument must be re-pared and rechecked before it is returned to the customer. See Fig. 1-2.






Fig. 1-2 Insulation Resistance Test

- 2) Read and comply with all caution and safety related notes non or inside the cabinet, or on the chassis.
- 3) Design Alteration Warning-Do not alter or add to the mechanical or electrical design of this instrument. Design alterations and additions, including but not limited to, circuit modifications and the addition of items such as auxiliary audio output connections, might alter the safety characteristics of this instrument and create a hazard to the user. Any design alterations or additions will make you, the service, responsible for personal injury or property damage resulting therefrom.
- 4) Observe original lead dress. Take extra care to assure correct lead dress in the following areas:
  - (1) near sharp edges, (2) near thermally hot parts (be sure that leads and components do not touch thermally hot parts), (3) the AC supply, (4) high voltage, and (5) antenna wiring. Always inspect in all areas for pinched, out-of-place, or frayed wiring, Do not change spacing between a component and the printed-circuit board. Check the AC power cord for damage.
- 5) Components, parts, and/or wiring that appear to have overheated or that are otherwise damaged should be replaced with components, parts and/ or wiring that meet original specifications. Additionally, determine the cause of overheating and/or damage and, if necessary, take corrective action to remove any potential safety hazard.
- 6) Product Safety Notice-Some electrical and mechanical parts have special safety-related characteristics which are often not evident from visual inspection, nor can the protection they give necessarily be obtained by replacing them with components rated for higher voltage, wattage, etc. Parts that have special safety characteristics are identified by shading, an (  ) or a (  ) on schematics and parts lists. Use of a substitute replacement that does not have the same safety characteristics as the recommended replacement part might create shock, fire and/or other hazards. Product safety is under review continuously and new instructions are issued whenever appropriate.

## 1-2 Servicing Precautions

---

**CAUTION :** Before servicing Instruments covered by this service manual and its supplements, read and follow the Safety Precautions section of this manual.

**Note :** If unforeseen circumstance create conflict between the following servicing precautions and any of the safety precautions, always follow the safety precautions. Remember: Safety First.

### 1-2-1 General Servicing Precautions

- (1) a. Always unplug the instrument's AC power cord from the AC power source before (1) re-moving or reinstalling any component, circuit board, module or any other instrument assembly, (2) disconnecting any instrument electrical plug or other electrical connection, (3) connecting a test substitute in parallel with an electrolytic capacitor in the instrument.
- b. Do not defeat any plug/socket B+ voltage interlocks with which instruments covered by this service manual might be equipped.
- c. Do not apply AC power to this instrument and /or any of its electrical assemblies unless all solid-state device heat sinks are correctly installed.
- d. Always connect a test instrument's ground lead to the instrument chassis ground before connecting the test instrument positive lead. Always remove the test instrument ground lead last.

**Note :** Refer to the Safety Precautions section ground lead last.

- (2) The service precautions are indicated or printed on the cabinet, chassis or components. When servicing, follow the printed or indicated service precautions and service materials.
- (3) The components used in the unit have a specified flame resistance and dielectric strength. When replacing components, use components which have the same ratings. Components identified by shading, by ( $\triangle$ ) or by ( $\triangle$ ) in the circuit diagram are important for safety or for the characteristics of the unit. Always replace them with the exact replacement components.

(4) An insulation tube or tape is sometimes used and some components are raised above the printed wiring board for safety. The internal wiring is sometimes clamped to prevent contact with heating components. Install such elements as they were.

(5) After servicing, always check that the removed screws, components, and wiring have been installed correctly and that the portion around the serviced part has not been damaged and so on. Further, check the insulation between the blades of the attachment plug and accessible conductive parts.

### 1-2-2 Insulation Checking Procedure

Disconnect the attachment plug from the AC outlet and turn the power ON. Connect the insulation resistance meter (500V) to the blades of the attachment plug. The insulation resistance between each blade of the attachment plug and accessible conductive parts(see note) should be more than 1 Megohm.

**Note :** Accessible conductive parts include metal panels, input terminals, earphone jacks, etc.



## 1-3 ESD Precautions

---

### Electrostatically Sensitive Devices (ESD)

Some semiconductor (solid state) devices can be damaged easily by static electricity.

Such components commonly are called Electrostatically Sensitive Devices(ESD). Examples of typical ESD devices are integrated circuits and some field-effect transistors and semiconductor chip components. The following techniques should be used to help reduce the incidence of component damage caused by static electricity.

- (1) Immediately before handling any semiconductor component or semiconductor-equipped assembly, drain off any electrostatic charge on your body by touching a known earth ground. Alternatively, obtain and wear a commercially available discharging wrist strap device, which should be removed for potential shock reasons prior to applying power to the unit under test.
- (2) After removing an electrical assembly equipped with ESD devices, place the assembly on a conductive surface such as aluminum foil, to prevent electrostatic charge buildup or exposure of the assembly.
- (3) Use only a grounded-tip soldering iron to solder or unsolder ESD devices.
- (4) Use only an anti-static solder removal devices. Some solder removal devices not classified as "anti-static" can generate electrical charges sufficient to damage ESD devices.
- (5) Do not use freon-propelled chemicals. These can generate electrical charges sufficient to damage ESD devices.
- (6) Do not remove a replacement ESD device from its protective package until immediately before your are ready to install it.(Most replacement ESD devices are packaged with leads electrically shorted together by conductive foam, aluminum foil or comparable conductive materials).
- (7) Immediately before removing the protective materials from the leads of a replacement ESD device, touch the protective material to the chassis or circuit assembly into which the device will be installed.

**CAUTION :** Be sure no power is applied to the chassis or circuit, and observe all other safety precautions.

- (8) Minimize bodily motions when handling unpackaged replacement ESD devices. (Otherwise harmless motion such as the brushing together of your clothes fabric or the lifting of your foot from a carpeted floor can generate static electricity sufficient to damage an ESD device).

## 1-4 Handling the optical pick-up

The laser diode in the optical pick up may suffer electrostatic breakdown because of potential static electricity from clothing and your body.

The following method is recommended.

- (1) Place a conductive sheet on the work bench (The black sheet used for wrapping repair parts.)
- (2) Place the set on the conductive sheet so that the chassis is grounded to the sheet.
- (3) Place your hands on the conductive sheet (This gives them the same ground as the sheet.)
- (4) Remove the optical pick up block
- (5) Perform work on top of the conductive sheet. Be careful not to let your clothes or any other static sources to touch the unit.

Be sure to put on a wrist strap grounded to the sheet.

Be sure to lay a conductive sheet made of copper etc. Which is grounded to the table.




Fig.1-3

- (6) Short the short terminal on the PCB, which is inside the Pick-Up ASS'Y, before replacing the Pick-Up. (The short terminal is shorted when the Pick-Up Ass'y is being lifted or moved.)
- (7) After replacing the Pick-up, open the short terminal on the PCB.

## 1-5 Pick-up disassembly and reassembly

### 1-5-1 Disassembly

- 1) Remove the power cable.
- 2) Switch SW5 on Deck PCB to "OFF" before removing the Flat Cable.  
( Inserted into Main PCB DCN1. See Fig. 1-4)
- 3) Disassemble the Deck.
- 4) Disassemble the Deck PCB.

### 1-5-2 Assembly

- 1) Replace the Pick-up.
- 2) Assemble the Deck PCB.
- 3) Reassemble the Deck.
- 4) Insert Flat Cable into Main PCB DCN1 and switch SW5 on Deck PCB to "ON". (See Fig 1-4)

**Note :** If the assembly and disassembly are not done in correct sequence, the Pick-up may be damaged.





Fig. 1-4

## 2. Reference Information


### 2-1 IC Descriptions

#### 2-1-1 AIC1 (AK4393 ; Digital-to-Analog Converter)



No.	Pin Name	I/O	Pin Function and Description
1	DVSS	-	Digital Ground. Digital ground is 0V.
2	DVDD	-	Digital Supply. 3.3V or 5.0V nominal.
3	MCLK	I	Master Clock Input.
4	PD	I	Power-down and Reset. When low the AK4393 is in Power-down Mode and held in reset. The AK4393 should always be reset after power-up.
5	BICK	I	Audio Serial Data Clock Input. A clock input of 64fs or more is recommended.
6	SDATA	I	Serial Data Input.
7	LRCK	I	Left/Right Clock Input. Defines the sampling rate, $F_s$ .
8	SMUTE (or CS)	I	Soft Mute Input or Chip Select Input. If the $\overline{P/S}$ pin (pin 25) is high, SMUTE controls the soft mute function as follows: - When SMUTE goes high, the soft mute cycle is initiated. - When SMUTE goes low, the output mute is slowly released. If the $\overline{P/S}$ pin is low, SMUTE is the Chip Select Input for the Serial Control Mode. Chip select is active when SMUTE is low.
9	DFS	I	Double Sampling Speed Input. When low, this pin defines the Normal Speed Mode, and $128 \times F_s$ oversampling is implemented. When high, the DFS pin defines the Double Speed Mode, implemented with $64 \times F_s$ oversampling. This pin features an internal pull-down.
10	DEM0 (or CCLK)	I	De-emphasis Enable #0 or Control Data Clock Input. If the $\overline{P/S}$ pin (pin 25) is high, DEM0 is used to select the De-emphasis Mode according to Table 3. If the $\overline{P/S}$ pin is low, DEM0 is the clock input for the Serial Control Mode.
11	DEM1 (or CDTI)	I	De-emphasis Enable #1 or Control Data Input. If the $\overline{P/S}$ pin (pin 25) is high, DEM1 is used to select the De-emphasis Mode according to Table 3. If the $\overline{P/S}$ pin is low, DEM1 is the control data input for the Serial Control Mode.
12	DIF0	I	Digital Input Format Select #0.
13	DIF1	I	Digital Input Format Select #1.
14	DIF2	I	Digital Input Format Select #2.
15	BVSS	-	Substrate Ground Pin. Substrate ground is 0V.
16	VREFL	I	Low Level Voltage Reference Input. Normally connected to analog ground.
17	VREFH	I	High Level Voltage Reference Input. Normally connected to analog supply.
18	AVDD	-	Analog Supply. Analog supply is 5V nominal.
19	AVSS	-	Analog Ground. Analog ground is 0V.
20	AOURL-	O	Right Channel Negative Output.
21	AOURL+	O	Right Channel Positive Output.
22	AOURL-	O	Left Channel Negative Output.
23	AOURL+	O	Left Channel Positive Output.
24	VCOM	O	Common Voltage Output. Common voltage output is 2.6V nominal.
25	$\overline{P/S}$	I	Parallel/Serial Control Mode Select Input. If Low, the Serial Control Mode is implemented. If High, the Parallel Control Mode is selected. This pin has an internal pull-up.
26	CKS0	I	Master Clock Select #0.
27	CKS1	I	Master Clock Select #1.
28	CKS2	I	Master Clock Select #2.


2-1-2 DIC1 (KS1453 ; Data Processor)



No.	Pin Name	Description	I/O	Notes
65	SDATA5_OUT	DVD Data/Subcode Frame Sync (WFSY)	O	AV Decoder
66	SDATA6_OUT	DVD Data/Subcode Block Sync (SOS1)	O	AV Decoder
67	SDATA7_BI	DVD Data/Subcode Serial Clock (SOCK)	B	AV Decoder
68	DVSS	Digital GND (0 V)		
69	CSSTROBE_OUT	Data Strobe (Clock) Output	O	AV Decoder
70	DATREQ_IN	Data Request from A/V Decoder or ROM Decoder	I	AV Decoder
71	DTERR_OUT	DVD Data Error Output	O	AV Decoder
72	DVSS	Digital GND (0 V)		
73	PWM07_OUT	PWM Output Signal	O	RF
74	PWM06_OUT	PWM Output Signal	O	RF
75	PWM05_OUT	PWM Output Signal	O	RF
76	PWM04_OUT	PWM Output Signal	O	RF
77	DVDD	Digital Power (+5 V)		
78	PWM03_OUT	PWM Output Signal	O	RF
79	PWM02_OUT	PWM Output Signal	O	RF
80	PWM01_OUT	PWM Output Signal	O	RF
81	PWM00_OUT	PWM Output Signal	O	RF
82	DVSS	Digital GND (0 V)		
83	DVSS	Digital GND (0 V)		
84	DVSS	Digital GND (0 V)		
85	DVDD	DIGITAL Power (+5 V)		
86	DVDD	DIGITAL Power (+5 V)		
87	DVSS	Digital GND (0 V)		
88	DVSS	Digital GND (0 V)		
89	DVSS	Digital GND (0 V)		
90	DVSS	Digital GND (0 V)		
91	FRSYZ_OUT	Frame Sync Out	O	Monitor
92	TX_OUT	Digital Out	O	Monitor
93	GFS_OUT	Good Frame Sync Detection State Output (OK at H)	O	Monitor
94	DVSS	Digital GND (0 V)		
95	CK33M1_IN	System Clock Input for 33.8688 MHz	I	X-tal
96	CK33M0_OUT	System Clock Output for 33.8688 MHz	O	X-tal
97	DVDD	Digital Power (+5 V)		
98	TEST0_IN	Test Mode Selection Terminal	I	
99	TEST1_IN	Test Mode Selection Terminal	I	
100	TEST2_IN	Test Mode Selection Terminal	I	
101	EFMO_OUT	EFM Out	O	Monitor
102	WFCK_OUT	Write Frame Pulse	O	Monitor
103	RFCK_OUT	Reference Frame Pulse	O	Monitor
104	PLCK_IN	Phase Locked Clock	I	Servo
105	DVSS	Digital GND (0 V)		
106	PLLCK_OUT	Lock Signal for PLL	O	Servo
107	CLVCK_OUT	Lock Signal for CLV	O	Monitor
108	SERLOCK_OUT	Lock Signal for SERVO	O	Servo
109	MOP_OUT	Spindle Motor Phase Control Signal (3-STATE)	O	Servo
110	MDS_OUT	Spindle Motor Speed Control Signal (3-STATE)	O	Servo
111	DVSS	Digital GND (0 V)		
112	DVSS	Digital GND (0 V)		
113	MON_OUT	Spindle Motor Output Filter Switching Output	O	Servo
114	FG_IN	Reference Signal for CAV	I	Servo
115	FSW_OUT	Spindle Motor Output Filter Switching Output (3-STATE)	O	Servo
116	EFM1_IN	EFM/EFM+ Signal Input	I	Servo
117	DVDD	Digital Power (+5 V)		
118	DVDD	Digital Power (+5 V)		
119	DVDD	Digital Power (+5 V)		
120	CK16M_OUT	CK33Mx2 Division Clock / 16.9344 MHz	O	Monitor
121	DBMPHA_OUT	HIGH, when on Deemphasis	O	Monitor
122	BCARZ_IN	BCA Input Signal	I	RF
123	DVSS	Digital GND (0 V)		
124	ZRST_IN	Hardware Reset (Active Low)	I	MICOM
125	ZWAIT_OUT	Micom Read / Write Access Wait (Wait at L)	O	MICOM
126	ZIRQZD_OUT	Interrupt Request to Micom	O	MICOM
127	MFR_IN	Micom Read Strobe (Active Low)	I	MICOM
128	MWR_IN	Micom Write Strobe (Active Low)	I	MICOM

No.	Pin Name	Description	I/O	Notes
1	DVSS	Digital GND (0 V)		
2	ZCS_IN	Chip Select (Active Low)	I	MICOM
3	MRZA_IN	Micom Register Select (L REGISTER H Hi DATA)	I	MICOM
4	DVSS	Digital GND (0 V)		
5	MDAT7_BI	MICOM Data Bus	B	MICOM
6	MDAT6_BI	MICOM Data Bus	B	MICOM
7	MDAT5_BI	MICOM Data Bus	B	MICOM
8	MDAT4_BI	MICOM Data Bus	B	MICOM
9	MDAT3_BI	MICOM Data Bus	B	MICOM
10	MDAT2_BI	MICOM Data Bus	B	MICOM
11	MDAT1_BI	MICOM Data Bus	B	MICOM
12	MDAT0_BI	MICOM Data Bus	B	MICOM
13	DVDD	Digital Power (+5V)		
14	XTL_IN	System Clock Input for 26.16 MHz	I	XTAL
15	XTO_OUT	System Clock Output for 26.16 MHz	O	XTAL
16	DVSS	Digital GND (0 V)		
17	DD15_BI	DRAM Data Bus	B	DRAM
18	DD0_BI	DRAM Data Bus	B	DRAM
19	DD14_BI	DRAM Data Bus	B	DRAM
20	DD1_BI	DRAM Data Bus	B	DRAM
21	DVSS	Digital GND (0 V)		
22	DD13_BI	DRAM Data Bus	B	DRAM
23	DD2_BI	DRAM Data Bus	B	DRAM
24	DD12_BI	DRAM Data Bus	B	DRAM
25	DD3_BI	DRAM Data Bus	B	DRAM
26	DVDD	Digital Power (+5 V)		
27	DD11_BI	DRAM Data Bus	B	DRAM
28	DD4_BI	DRAM Data Bus	B	DRAM
29	DD10_BI	DRAM Data Bus	B	DRAM
30	DD5_BI	DRAM Data Bus	B	DRAM
31	DVSS	Digital GND (0 V)		
32	DD9_BI	DRAM Data Bus	B	DRAM
33	DD6_BI	DRAM Data Bus	B	DRAM
34	DD8_BI	DRAM Data Bus	B	DRAM
35	DD7_BI	DRAM Data Bus	B	DRAM
36	DVSS	Digital GND (0 V)		
37	ZLCAS_OUT	DRAM Low Column Address Strobe	O	DRAM
38	ZUCAS_OUT	DRAM Upper Column Address Strobe	O	DRAM
39	ZWE1_OUT	DRAM Write Enable 1 (8M ONLY)	O	DRAM
40	ZWE0_OUT	DRAM Write Enable 0 (4M, 8M, 16M)	O	DRAM
41	ZOE1_OUT	DRAM Output Enable 1 (16M MODE DADR9)	O	DRAM
42	DVDD	Digital Power (+5 V)		
43	ZOE0_OUT	DRAM Output Enable 0	O	DRAM
44	ZRAS_OUT	DRAM Row Address Strobe	O	DRAM
45	DADR8_OUT	DRAM Address Bus	O	DRAM
46	DADR7_OUT	DRAM Address Bus	O	DRAM
47	DVSS	Digital GND (0 V)		
48	DADR0_OUT	DRAM Address Bus	O	DRAM
49	DADR6_OUT	DRAM Address Bus	O	DRAM
50	DADR1_OUT	DRAM Address Bus	O	DRAM
51	DADR5_OUT	DRAM Address Bus	O	DRAM
52	DADR2_OUT	DRAM Address Bus	O	DRAM
53	DADR4_OUT	DRAM Address Bus	O	DRAM
54	DADR3_OUT	DRAM Address Bus	O	DRAM
55	DVSS	Digital GND (0 V)		
56	DVSS	Digital GND (0 V)		
57	TOS_OUT	Top of Sector	O	AV Decoder
58	DATACK_OUT	Data Acknowledge Signal Output	O	AV Decoder
59	DVDD	DIGITAL Power (+5 V)		
60	SDATA0_OUT	DVD Data/CD Data Bit Stream (CDATA)	O	AV Decoder
61	SDATA1_OUT	DVD Data/CD Data L/R Clock (LRCK)	O	AV Decoder
62	SDATA2_OUT	DVD Data/CD Data Bit Clock (BCLK)	O	AV Decoder
63	SDATA3_OUT	DVD Data/CD Data Error Flag (C2PO)	O	AV Decoder
64	SDATA4_OUT	DVD Data/Subcode Serial Data (SQDT)	O	AV Decoder


**2-1-3 DIC2 (KM416C254D ; CMOS 4M DRAM)**



PIN NO.	SYM.	TYPE	DESCRIPTION
16~19, 22~26	A0~A8	Input	Address Input
14	$\overline{\text{RAS}}$	Input	Row Address Strobe
28	$\overline{\text{CASH}}$	Input	Column Address Strobe/Upper Byte Control
29	$\overline{\text{CASL}}$	Input	Column Address Strobe/Lower Byte Control
13	$\overline{\text{WE}}$	Input	Write Enable
27	$\overline{\text{OE}}$	Input	Output Enable
2~5, 7~10, 31~34, 36~39	I/O0~I/O15	Input/Output	Data Input/Output
1, 6, 20	Vcc	Supply	Power, 5V
21, 35, 40	Vss	Ground	Ground
11, 12, 15, 30	NC	-	No Connect



**2-1-4 MIC1 (TMP95C265 ; Main Micom)**




NO	PORT NAME	ASSIGNED NAME	DESCRIPTION	TYPE	REMARK
51	D6	HAD6	Data6	I/O	
52	D7	HAD7	Data7	I/O	
53	P10	CLSW	Close Switch	I	DECK
54	P11	OPSW	Open Switch	I	DECK
55	P12	MTP8	Reserved I/O	0	NC
56	P13	MTP9	Reserved I/O	0	NC
57	P14	MTP10	Reserved I/O	0	NC
58	P15	MTP11	Reserved I/O	0	NC
59	P16	MTP12	Reserved I/O	0	NC
60	P17	MTP13	Reserved I/O	0	NC
61	AM8/16	AM8	Address Mode(H:8 BIT MODE)	I	VCC
62	Vss	DGND		-	GND
63	Vcc	5D		-	VCC
64	A23	HA23	SERVO /RD Strobe Mask Signal	0	74HCOO(5)
65	P26/A22	MRP14	Reserved Address Port	0	NC
66	P25/A21	MRP15	Reserved Address Port	0	NC
67	P24/A20	MRP16	Reserved Address Port	0	NC
68	A18	HA19	Address 19	0	EPROM, SRAM ADDRESS
69	A19	HA18	Address 18	0	EPROM, SRAM ADDRESS
70	A17	HA17	Address 17	0	EPROM, SRAM ADDRESS
71	A16	HA16	Address 16	0	EPROM, SRAM ADDRESS
72	A15	HA15	Address 15	0	EPROM, SRAM ADDRESS
73	A14	HA14	Address 14	0	EPROM, SRAM ADDRESS
74	A13	HA13	Address 13	0	EPROM, SRAM ADDRESS
75	A12	HA12	Address 12	0	EPROM, SRAM ADDRESS
76	A11	HA11	Address 11	0	EPROM, SRAM ADDRESS
77	A10	HA10	Address 10	0	EPROM, SRAM, Ziva Adrs
78	A9	HA9	Address 9	0	EPROM, SRAM, Ziva Adrs
79	A8	HA8	Address 8	0	EPROM, SRAM, Ziva Adrs
80	A7	HA7	Address 7	0	EPROM, SRAM ADDRESS
81	A6	HA6	Address 6	0	EPROM, SRAM ADDRESS
82	A5	HA5	Address 5	0	EPROM, SRAM ADDRESS
83	A4	HA4	Address 4	0	EPROM, SRAM ADDRESS
84	A3	HA3	Address 3	0	EPROM, SRAM ADDRESS
85	A2	HA2	Address 2	0	EPROM, SRAM ADDRESS
86	A1	HA1	Address 1(SERVO DAB)	0	EPROM, SRAM ADDRESS
87	A0	HA0	Address 0(DSP DAB)	0	EPROM, SRAM ADDRESS
88	/RD	/RD	/Read Strobe	0	/Read
89	/WR	/WR	/Write Strobe	0	/Write
90	P82	RS1B	RF&Servo IC Reset	0	KS1461(73), KS1452(9)
91	Vss	DGND		-	DGND
92	PA0	RFRP	Tracking Lock monitor from SERVO	I	KS1452(7)
93	PA1	TILTO	Monitor signal	I	KS1452(69)
94	PA2	MTP17	Reserved 1	I	NC
95	PA3	SENSE	SENSE monitor from SERVO	I	KS1452(22)
96	PA4	FR	Spindle direction from SP Driver	I	BA6849FP(20)
97	PA5	SLOCK	LOCK monitor from DSP	I	KS1453(108)
98	PA6	FOKB	Focus lock monitor from RF	I	KS1461(48)
99	PA7	RFO	RF sum signal (Analog Input)	I	RFO
100	VREFH	5D	AD Ref Input (H)	I	5D


NO	PORT NAME	ASSIGNED NAME	DESCRIPTION	TYPE	REMARK
1	VREFL	DGND	A/D Ref Input(L)	I	DGND
2	AVss	DGND	A/D Ref Input	-	DGND
3	AVcc	5D	A/D VCC Input	-	5D
4	DAOUT0	MTP1		0	NC
5	DAOUT1	MTP2		0	NC
6	/NMI	-	PULL-UP	I	
7	P83	CSB	D. Servo IC Chip Select	0	KS1452(10)
8	P84/BUSAK	MTP3		0	
9	/WAIT	/MWAIT	/Wait(ZIVA, DSP)	I	/MWait
10	P86	DVD/CD	DVD/CD RF AGC Gain Select	0	RF(KS1461)
11	SCLK2	SCLK	Serial Data Clock	I	FRONT
12	P80/TXD0	MD	RF Control Data	0	KS1461(69)
13	P81/RXD0	STB	RF Data Latch	I/O	KS1461(71)
14	P82/SCLK0	MC	RF Control Clock	0	KS1461(70)
15	P83/TXD1	MTP5		0	NC
16	P84/RXD1	MTP6		0	NC
17	P85/SCLK1	MTP4		0	NC
18	TXD2	RXD	Serial Data Output	0	FRONT
19	RXD2	TXD	Serial Data Input	0	FRONT
20	CS0	/CS0	EPROM(M27C801) Select	0	EPROM(M27C801)
21	CS1	/CS1	SRAM(KM681000) Select	0	SRAM(KM681000)
22	CS2	/DVD1CS	AVDecoder(ZIVA4) Select	0	AVDecoder(ZIVA4)
23	CS3	/DSPCS	Data Processor(KS1453) Select	0	Data Processor(KS1453)
24	CLK	CLK	CLOCK OUTPUT (System Clock =2)	0	tc/2
25	Vcc	5D		-	VCC
26	Vss	DGND		-	GND
27	X1	X1	High Frequency OSC in	I	20MHz
28	X2	X2	High frequency OSC out	0	
29	/EA	/EA	Internal ROM Less Mode	I	GND
30	/RST	/MRST	Master reset from FRONT	I	FRONT, IC
31	INT1	SRQ	Interrupt from Front Microm	I	FRONT
32	P71	FRQ	Request to Front Microm	0	FRONT
33	P72	SCL	EEPROM CLOCK	0	KS24C020(6)
34	P73	SDA	EEPROM DATA I/O	0	KS24C020(5)
35	P74	OPEN	Tray Out Motor Control Output	0	DRIVER(OPIN-, 16)
36	P75	CLOSE	Tray In Motor Control Output	0	DRIVER(OPIN-, 17)
37	INT5	FGINT	Interrupt from Spindle Motor FG	I	DRIVER(FG, 2)
38	P91	ACT MUTE	Driver IC MUTE(Actuator)	0	DRIVER(MUTE4, 37)
39	P92	M/D MUTE	Driver IC MUTE(Spindle)	0	DRIVER(MUTE3, 38)
40	P93	ZRST	DSP H/W reset	0	KS1453(124)
41	INT7	/DVDINT	Interrupt from AV-DEC	I	INV(ZIVA-4(51))
42	INT8	/DSPINT	Interrupt from DSP	I	INV(KS1453(126))
43	P96	ZIVA_RST	AV Decoder Reset(Active H:4.0, L:4.1)	0	ZIVA-4(52)
44	Vcc	5D		-	
45	D0	HAD0	Data 0	I/O	
46	D1	HAD1	Data 1	I/O	
47	D2	HAD2	Data 2	I/O	
48	D3	HAD3	Data 3	I/O	
49	D4	HAD4	Data 4	I/O	
50	D5	HAD5	Data 5	I/O	

**2-1-5 MIC2 (M27C801 ; 8Mbit (1Mbx8) UVEPROM and OTP EPROM)**

LOGIC DIAGRAM




TOP VIEW




NAME	FUNCTION
A0-A19	Address Inputs
Q0-Q7	Data Outputs
$\bar{E}$	Chip Enable
$\bar{O}V_{pp}$	Output Enable/Program Supply
Vcc	Supply Voltage
Vss	Ground

## 2-1-6 MIC3 (W24257A ; CMOS SRAM)

## BLOCK DIAGRAM




## TOP VIEW



SYMBOL	DESCRIPTION
A0 - A14	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
$\overline{CS}$	Chip Select Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground


**2-1-7 FIC1 (LC86P6232 ; Front Micom)**



NO	PORT NAME	TYPE	ASSIGNED NAME	DESCRIPTION	REMARK
51	S18	-	SEG7	FLT SEGMENT CONTROL	FLT
52	S19	-	SEG8	FLT SEGMENT CONTROL	FLT
53	S20	-	SEG9	FLT SEGMENT CONTROL	FLT
54	S21	O	SEG10	FLT SEGMENT CONTROL	FLT
55	S22	O	SEG11	FLT SEGMENT CONTROL	FLT
56	S23	O	SEG12	FLT SEGMENT CONTROL	FLT
57	S24	O	SEG13	FLT SEGMENT CONTROL	FLT
58	S25	O	SEG14	FLT SEGMENT CONTROL	FLT
59	S26	O	SEG15	FLT SEGMENT CONTROL	FLT
60	S27	O	SEG16	FLT SEGMENT CONTROL	FLT
61	S28	O	SEG17	FLT SEGMENT CONTROL	FLT
62	S29	O	SEG18	FLT SEGMENT CONTROL	FLT
63	S30	O	SEG19	FLT SEGMENT CONTROL	FLT
64	S31	O	SEG20	FLT SEGMENT CONTROL	FLT
65	P00	I	KEY 0	KEY SCAN	TACT SWITCH
66	P01	I	KEY 1	KEY SCAN	TACT SWITCH
67	P02	I	KEY 2	KEY SCAN	TACT SWITCH
68	P03	I	KEY 3	KEY SCAN	TACT SWITCH
69	P04	I	KEY 4	KEY SCAN	TACT SWITCH
70	P05	-	KEY 5	KEY SCAN	TACT SWITCH
71	P06	-	GND		
72	P07	-			NC
73	P10/S0 0	O	TXD	SERIAL DATA OUT	SERIAL DATA OUT
74	P11/S1 0	I	RXD	SERIAL DATA IN	SERIAL DATA IN
75	P12/SC K0	O	SCLK	SERIAL CLOCK	SERIAL CLOCK
76	P13/S0 1	O	SRQ	Request to main micom	MAIN MICOM
77	P14/S1 1	-	TP		NC
78	P15/SC K1	-	MUTE 0	2CH MOTE	AUDIO
79	P16/BU Z	-	TP		NC
80	P17/PW MO	-	TP		NC
81	P30	O	OPSW	OPEN MOTOR	
82	P31	O	CLSW	CLOSE MOTOR	
83	P32	I	SW 1	SWITCH 1	ROULETTE
84	P33	I	SW 2	SWITCH 2	ROULETTE
85	P34	I	J1	JOG DATA	JOG/SHUTTLE
86	P35	I	J2	JOG DATA	JOG/SHUTTLE
87	P36	I	AT	VIDEO OUT SEL.	VIDEO SELECT(OPEN)
88	P37	I	SW 3	SWITCH 3	ROULETTE
89	V55	-	GND		
90	VDD	-	+5V		
91	P40	O	RGBCTL	SCART CONTROL	SCART JACK
92	P41	O	SCON_B	SCART CONTROL	SCART JACK
93	P42	-	SAVE	POWER SAVE	
94	P43	O	WIDE	SCART CONTROL	SCART JACK
95	P44	O	MR	Roulette Motor Control	
96	P45	O	ML	Roulette Motor Control	
97	P46	O	DS	Disc Sensor Toggle	LED
98	P47	O	JOG-LED	JOG/SHUTTLE	
99	P50	O	LED	STANDBY LED	LED
100	P51	O	ON/OFF	POWER ON/OFF CONTROL	POWER

NO	PORT NAME	TYPE	ASSIGNED NAME	DESCRIPTION	REMARK
1	P52	O	MRST	Front end reset	RESET
2	PWM1	-	TP		NC
3	P20	O	LOAD-LED	Load LED	AK4393
4	P21	O	CS1	Chip Select 1	AK4393
5	P22	O	CCLK	Control Data Clock	AK4393/AK4356
6	P23	O	CDTI	Control Data	AK4393/AK4356
7	P24	O	CS2	Chip Select 2	AK4356
8	P25	O	DARST	PD(Power Down)	AK4393
9	P26	O	DARST 1	PD(Power Down)	AK4356
10	P27	O	MUTE1	5.1 Channel Mute	Audio
11	TEST1	-	TP		NC
12	*RES	I	*RES	Reset	
13	XT1	-	GND	Low Frequency OSC in	
14	XT2	-	TP	Low Frequency OSC out	NC
15	V55	-	GND		
16	CF1	I	-	High Frequency OSC in	
17	CF2	O	-	High Frequency OSC out	
18	VDD	-	VDD		
19	AN0/P8 0	-	GND		
20	AN1/P8 1	-	GND		
21	AN2/P8 2	-	TP		NC
22	AN3/P8 3	I	MODE 0	Hardware Mode Select	
23	AN4/P8 4	I	MODE 1	Hardware Mode Select	
24	AN5/P8 5	I	MODE 2	Hardware Mode Select	
25	AN6/P8 6	I	MODE 3	Hardware Mode Select	
26	AN7/P8 7	I	MODE 4	Hardware Mode Select	
27	P70/IN TO	I	RRQ	Request to Front Micom	MAIN MICOM
28	P71/IN T1	I	RS	Roulette Sensor	
29	P72/IN T2	-	TP		NC
30	P73/IN T3	I	REMOCON	REMOCON data in	REMOCON EYE
31	S0/T0	O	GRID1	FLT GRID CONTROL	FLT
32	S1/T1	O	GRID10	FLT GRID CONTROL	FLT
33	S2/T2	O	GRID9	FLT GRID CONTROL	FLT
34	S3/T3	O	GRID8	FLT GRID CONTROL	FLT
35	S4/T4	O	GRID7	FLT GRID CONTROL	FLT
36	S5/T5	O	GRID6	FLT GRID CONTROL	FLT
37	S6/T6	O	GRID5	FLT GRID CONTROL	FLT
38	S7/T7	O	GRID4	FLT GRID CONTROL	FLT
39	S8/T8	O	GRID3	FLT GRID CONTROL	FLT
40	S9/T9	O	GRID2	FLT GRID CONTROL	FLT
41	S10/T10	O	GRID1	FLT GRID CONTROL	FLT
42	S11/T11	O			
43	S12/T12	O	SEG1	FLT SEGMENT CONTROL	FLT
44	S13/T13	O	SEG2	FLT SEGMENT CONTROL	FLT
45	S14/T14	O	SEG3	FLT SEGMENT CONTROL	FLT
46	S15/T15	O	SEG4	FLT SEGMENT CONTROL	FLT
47	VOD	-	+5V		
48	VP	-	-28V		
49	S16	O	SEG5	FLT SEGMENT CONTROL	FLT
50	S17	O	SEG6	FLT SEGMENT CONTROL	FLT

2-1-8 RIC1 (KS1461 ; RF Signal Processor)




Pin No.	Pin Name	I/O	Description	Related Block	Related Part
1	ACD	I	Optical main beam A, AC Coupling input terminals for CD of RF block	PRE AMP	P/U
2	BCD	I	Optical main beam B, AC Coupling input terminals for CD of RF block	PRE AMP	P/U
3	CCD	I	Optical main beam C, AC Coupling input terminals for CD of RF block	PRE AMP	P/U
4	DCD	I	Optical main beam D, AC Coupling input terminals for CD of RF block	PRE AMP	P/U
5	ADVD	I	Optical main beam A, AC Coupling input terminals for DVD of RF block	PRE AMP	P/U
6	BDVD	I	Optical main beam B, AC Coupling input terminals for DVD of RF block	PRE AMP	P/U
7	CDVD	I	Optical main beam C, AC Coupling input terminals for DVD of RF block	PRE AMP	P/U
8	DDVD	I	Optical main beam D, AC Coupling input terminals for DVD of RF block	PRE AMP	P/U
9	RREFBF	-	RF AMP I/O buffer bias resistance connection terminal	RF AMP	-
10	RREFEQ	-	RF EQ BIAS resistance connection terminal	RF EQ	-
11	RREF	-	Analog Block bias resistance connection terminal	ANALOG	-
12	VREFEQ	-	CAP connection terminal for RF EQ Center voltage	EQ VC AMP	-
13	E	I	CD Optical sub beam E input terminal for Servos	TE 3B	P/U
14	F	I	CD Optical sub beam F input terminal for Servos	TE 3B	P/U
15	ADV1	I	Optical main beam A input terminal for DVD of Servo block	SERVO AMP	P/U
16	BDV1	I	Optical main beam B input terminal for DVD of Servo block	SERVO AMP	P/U
17	CDV1	I	Optical main beam C input terminal for DVD of Servo block	SERVO AMP	P/U
18	DDV1	I	Optical main beam D input terminal for DVD of Servo block	SERVO AMP	P/U
19	ACD1	I	Optical main beam A input terminal for CD of Servo block	SERVO AMP	P/U
20	BCD1	I	Optical main beam B input terminal for CD of Servo block	SERVO AMP	P/U
21	CCD1	I	Optical main beam C input terminal for CD of Servo block	SERVO AMP	P/U
22	DCD1	I	Optical main beam D input terminal for CD of Servo block	SERVO AMP	P/U
23	AVCC	P	Power voltage input terminal for Analog Part	ANALOG	-
24	VREFA	I/O	CAP connection terminal for Analog Part center voltage Uses an external block	ANA VC AMP	SERVO
25	FOFST	-	CAP connection terminal (open) for Focus Auto Offsets	FE AMP	-
26	OFSTHOLD	I	On/Off terminal for Auto Offset Block. (L: Auto Offset Adjustments, H: Serial Offset Adjustments)	OFSTCTL	MICOM
27	VREFLP_BGI	I	Band gap voltage input block for ALPC	ALPC	-
28	LDODVD	O	Optical Laser Diodes operation voltage output terminal for DVD	ALPC	P/U
29	PDDVD	I	Optical Laser Monitor Diode voltage input terminal for DVD	ALPC	P/U
30	LDOCD	O	Optical Laser Diode operating voltage output terminal for CD	ALPC	P/U
31	PDCD	I	Optical Laser Monitor Diode voltage input terminal for CD	ALPC	P/U
32	AGND	P	Power GND terminal for Analog Part	ANALOG	-
33	FE	O	FE AMP output terminal	FE AMP	DSSP
34	FEN	I	Input terminal for selecting FE AMP Gain	FE AMP	-
35	TEN	I	Input terminal for selecting TE AMP Gain	TE AMP	-
36	TE	O	TE AMP output terminal	TE AMP	DSSP
37	PDLIMITRES	-	Bias resistance terminal for PDLIMIT	DPD	-
38	ABCDN	I	ABCD AMP for selecting Gain (-) input terminal	ABCD AMP	-
39	ABCD	O	ABCD AMP output terminal	ABCD AMP	-
40	ABCDI	I	ABCD AC Coupling input terminal for servo monitor	SERVO MONIT	-
41	ENVP	-	CAP connection terminal for selecting the RC value of Peak Hold for detecting RF Envelopes	RF ENV	-
42	ENVB	-	CAP connection terminal for selecting the RC value of Bottom Hold for detecting RF Envelopes	RF ENV	-
43	ENV	O	RF Envelope Detect Output terminal	RF ENV	DSSP
44	DGND	P	Power GND input terminal for digital circuits	DIGITAL	-
45	FOKTH	I	Focus OK comparing level input terminal	FOKB	-
46	FOKB	O	Focus OK comparator output terminal (L: Focus OK)	FOKB	DSSP
47	DFCT_CP1	-	Connection terminal for RC value of Peak Hold, for selecting the maximum time for Servo signal	DFCT	-
48	DFCT_CP2	-	Connection terminal for RC value of Peak Hold, for selecting the minimum defect time for PLL	DFCT	-
49	CC1	O	Peak Hold Output terminal for selecting the minimum Defect time for Defect	DFCT	-
50	CC2	I	Peak Hold AC Coupling Input terminal for Defect	DFCT	-
51	DVCC	P	Power voltage input terminal for digital circuit	DIGITAL	-
52	DFCTTH2	-	Resistance connection terminal for selecting the Defect Comparing Level for PLL	DEFECT	-
53	DFCTTH1	-	Resistance connection terminal for selecting the Defect Comparing Level for Servo	DEFECT	-
54	DFCT1	O	Defect output terminal for Servo	DEFECT	DSSP
55	DFCT2	O	Defect output terminal for PLL	DEFECT	PLL
56	DPDVCC	P	Power voltage input terminal for DPD TE	DPD	-
57	MIRR	O	Mirror output terminal	MIRR	DSSP
58	BCA	O	BCA output terminal	BCA	DSP

Pin No.	Pin Name	I/O	Description	Related Block	Related Part
59	TE3OFST	-	Cap connection terminal (open) for 3B TE Offset	3B TE AMP	-
60	DPDEQ1	O	DPD EQ (A+C) output terminal	DPD	-
61	DPDEQ2	O	DPD EQ (B+D) output terminal	DPD	-
62	FAULTOUT	O	DPD abnormal wave form output terminal (monitor)	DPD	-
63	DPDMUTE	I	DPD TE MUTE control terminal (H: Mute)	DPD	MICOM
64	PLLCTL	I	DPD TE PLL variable input terminal	DPD	SERVO
65	TE1RES	I	DPD TE PLL variable bias resistance	DPD	-
66	DPDGND	P	Power GND input terminal for DPD TE	DPD	-
67	VREFDPD	O	CAP connection terminal for DPD TE center voltage	DPD VC AMP	-
68	RREFDLY	-	Bias resistance connection terminal for Delay Block	Delay Block	-
69	DATA	I	Data input terminal	Serial Interface	MICOM
70	CLOCK	I	Clock input terminal	Serial Interface	MICOM
71	STB	I	Data Enable input terminal	Serial Interface	MICOM
72	OSC	-	Input terminal for RC value of OSC, for Auto Offset Block	Auto OFSTCTL	-
73	RESET	I	Reset input terminal (L: Reset) for Auto Offset Block	Auto OFSTCTL	MICOM
74	BCAI	I	BCA Filter1	BCA	-
75	BCAO	O	BCA Filter2	BCA	-
76	RFCT	O	RF Ripple Center voltage output terminal for Mirror	MIRROR	DSSP
77	CB2	-	CAP connection terminal of RC value of Bottom Hold, for RFCT generation	MIRROR	-
78	CP2	-	CAP connection terminal of RC value of Peak Hold, for RFCT generation	MIRROR	-
79	RFRP	O	RF Ripple Amp output terminal for Mirror	MIRROR	DSSP
80	RFRPN	I	Input terminal for selecting RFRP Amp gain	MIRROR	-
81	MROFST	I	RF Ripple Offset control terminal for Mirror	MIRROR	-
82	CB1	-	RC connection terminal of RC value of Bottom Hold, for RFRP generation	MIRROR	-
83	CP1	-	RC connection terminal of RC value of Peak Hold, for RFRP generation	MIRROR	-
84	MIRRI	I	Input terminal for MIRR signal generation	MIRROR	-
85	EQVCC	P	Power voltage input signal for RF EQ	RF EQ	-
86	RFEO	O	RF EQ output terminal	RF EQ	PLL
87	BCATH	I	BCA Comparing Level control terminal	BCA	DSP
88	EQIN	I	RFAGCO input terminal for RF EQ	RFEQ,RFENV	DSSP
89	RFAGCO	O	RF AGC AMP output terminal	RF AGC	-
90	AGCC	-	CAP connection terminal for time constant of AGC	RF AGC	-
91	AGCI	I	AGC voltage input terminal while in AGC hold	RF AGC	-
92	EQGND	P	Power GND input terminal for RF EQ	RF EQ	-
93	AGCLEVEL	I	AGC Level control voltage input terminal (3.5 V) while in AGC hold off	RF AGC	-
94	AGCB	-	RC connection terminal for RC value of Bottom Hold, for RF AGC	RF AGC	-
95	AGCP	-	RC connection terminal for RC value of Peak Hold, for RF AGC	RF AGC	-
96	RDPF	-	Bias resistance connection terminal for selecting RF EQ frequency	RF EQ	-
97	EQG	I	RF EQ Boost Gain control voltage input terminal	RF EQ	DSSP
98	EQF	I	RF EQ Peak Frequency control voltage input terminal	RF EQ	DSSP
99	PLLF	I	Wide-band PLL compatible RF EQ Peak Frequency Control terminal	RF EQ	DSSP
100	VZOCTL	I	RF EQ zero control terminal	RF EQ	DSSP




**2-1-9 SIC1 (KS1452 ; Servo Processor)**



No	Name	I/O	Description
41	PVDD	P	PLL logic block VDD power supply pin
42	PLCK	O	PLCK
43	PLLLOCK	O	Frequency lock detect output (H: lock, L: unlock)
44	EFMRD	O	Latched EFM output signal
45	PVSS	P	PLL logic block VSS power supply pin
46	RVCO	I	Resistor pin for VCO gain
47	RFD	I	Gain adjust resistor for frequency detector
48	RPD	I	Gain adjust resistor for phase detector
49	VCTL	I	control voltage for VCO
50	MAGICO	I	Input for controlling hysteresis of the FD output (for testing)
51	EFMOA	I	EFM offset adjustment pin
52	TZCO	O	Tracking zero cross output pin
53	SVDD	P	Servo CPU VDD power supply pin
54	EQCTL	O	EQ control signal
55	EFMI	I	EFM signal for test
56	EFMO	O	EFM signal
57	LPFDVD	I	Asymmetric input signal for DVD
58	LPFCD	I	Asymmetric input signal for CD
59	RFI	I	RF input signal
60	SVSS	P	Servo CPU VSS power supply pin
61	AVSS	P	Analog block VSS power supply pin
62	SME	I	Spindle error input pin
63	VREF	I	Reference voltage input pin
64	TE	I	Tracking error signal input pin
65	FE	I	Focus error signal input pin
66	ENV	I	RF envelope input pin
67	TILTI	I	TILT in (reserved)
68	AVDD	P	Analog block VDD power supply pin
69	TILTO	O	TILT out (reserved)
70	DVCTL	O	Depth variation control signal output pin
71	TBAL	O	Tracking balance signal output pin
72	FBAL	O	Focus balance signal output pin
73	SLD	O	Sled motor drive signal output pin
74	SPD	O	Spindle motor drive signal output pin
75	FOD	O	Focus actuator drive signal output pin
76	TRD	O	Tracking actuator drive signal output pin
77	TZCA	I	TE signal for tracking zero cross input pin
78	MDOUT0	O	Mode data0 out controlled by micom
79	MDOUT1	O	Mode data1 out controlled by micom
80	MDOUT2	O	Mode data2 out controlled by micom


No	Name	I/O	Description
1	MDOUT3	O	Mode data3 out controlled by micom
2	SSTOP/PSOPS1	I	Limit switch/sled position sensor input pin0
3	PS1	I	Sled motor position sensor input pin1
4	TEST	I	Test pin (L: normal H: test)
5	COUT	O	Counter clock
6	FLKB	O	Focus servo lock signal output pin
7	TLKB	O	Tracking servo lock signal output pin
8	PSB	I	0: 1 Bit, 1: 8 Bit
9	RSTB	I	System reset signal input pin
10	CSB	I	MICOM chip select pin
11	DAB	I	MICOM data/addr select pin
12	MWRB	I	MICOM write clock signal input pin
13	MRDB	I	MICOM read clock signal input pin
14	MDATA0	I/O	MICOM data pin0
15	MDATA1	I/O	MICOM data pin1
16	MDATA2	I/O	MICOM data pin2
17	MDATA3	I/O	MICOM data pin3
18	MDATA4	I/O	MICOM data pin4
19	MDATA5	I/O	MICOM data pin5
20	MDATA6	I/O	MICOM data pin6
21	MDATA7	I/O	MICOM data pin7
22	SENSE	O	Internal status monitor pin
23	DVDD	P	Servo logic & ROM VDD power supply pin
24	XI	I	System clock signal input pin
25	XO	O	System clock signal output pin
26	XOUT	O	Clock out (33.9688MHz) to DSP
27	DVSS	P	Servo logic & ROM VSS power supply pin
28	SOCK	O	Clock output pin for subcode data read
29	SQSI	I	Subcode data input pin
30	SCOR	I	Timing detection input pin for subcode data read
31	SMON	I	Motor ON signal input pin
32	LOCK	I	Lock signal input pin
33	DIRC	I	Direct jump control (for 1 track jump)
34	FOKB	I	Focus OK signal input pin
35	FDCTL	I	PLL frequency detect control input pin
36	LDONB	O	Laser diode ON signal output pin
37	DFCT	I	Defect detection signal input pin
38	MIRR	I	Mirror signal input pin
39	PLLHD	I	PLL hold signal from micom
40	INT0_224	O	Servo interrupt monitor pin

**2-1-10 SIC4 (KA3017 ; Motor & Actuator Driver)**



No.	Symbol	I/O	Description
1	VH	I	HALL BIAS
2	FG	O	FG SIGNAL OUTPUT
3	ECR	I	TORQUE CONTROL REFERENCE
4	EC	I	TORQUE CONTROL SIGNAL
5	VCC2	—	SUPPLY VOLTAGE
6	PC1	—	PHASE COMPENSATION CAPACITOR
7	SIGGND	—	SIGNAL GROUND
8	VM	—	MOTOR SUPPLY VOLTAGE
9	CS1	I	CURRENT SENSOR
10	S/S	I	START/STOP
11	DIR	O	3-PHASE ROTATIONAL DIRECTION OUTPUT
12	SB	I	SHORT BRAKE
13	PWRGND	—	POWER GROUND
14	A3	O	3-PHASE OUTPUT 3
15	A2	O	3-PHASE OUTPUT 2
16	A1	O	3-PHASE OUTPUT 1
17	OPIN+	I	OP AMP INPUT (+)
18	OPIN-	I	OP AMP INPUT (-)
19	OPOUT	O	OP AMP OUTPUT
20	VCC1	—	SUPPLY VOLTAGE
21	AVM12	—	BTL CH-1, 2 MOTOR SUPPLY VOLTAGE
22	DI4	I	BTL DRIVE INPUT 4
23	DI3	I	BTL DRIVE INPUT 3
24	DI2	I	BTL DRIVE INPUT 2
25	DI1	I	BTL DRIVE INPUT 1
26	DO1-	O	BTL DRIVE 1 OUTPUT (-)
27	DO1+	O	BTL DRIVE 1 OUTPUT (+)
28	DO2-	O	BTL DRIVE 2 OUTPUT (-)
29	DO2+	O	BTL DRIVE 2 OUTPUT (+)
30	BTLPGND1	—	BTL POWER GROUND 1
31	BTLPGND2	—	BTL POWER GROUND 2
32	DO3-	O	BTL DRIVE 3 OUTPUT (-)
33	DO3+	O	BTL DRIVE 3 OUTPUT (+)
34	AVM3	—	BTL CH3 MOTOR SUPPLY VOLTAGE
35	DO4-	O	BTL DRIVE 4 OUTPUT (-)
36	DO4+	O	BTL DRIVE 4 OUTPUT (+)
37	MUTE4	I	BTL DRIVE MUTE CH 4
38	MUTE3	I	BTL DRIVE MUTE CH 3
39	MUTE12	I	BTL DRIVE MUTE CH 1, 2
40	AVM4	—	BTL CH 4 MOTOR SUPPLY VOLTAGE
41	BIAS	—	BTL BIAS VOLTAGE
42	BTLSGND	—	BTL DRIVE SIGNAL GROUND
43	H1-	I	HALL1(-) INPUT
44	H1+	I	HALL1(+) INPUT
45	H2-	I	HALL2(-) INPUT
46	H2+	I	HALL2(+) INPUT
47	H3-	I	HALL3(-) INPUT
48	H3+	I	HALL3(+) INPUT

### 2-1-11 ZIC1 (ZIVA 4.1 ; A/V Decoder)



Pin No.	Pin Name	I/O Voltage	I/O Type	Pin No.	Pin Name	I/O Voltage	I/O Type
144	VSS_VIDEO	ANALOG GND		148	NC	No Connect	O
145	Y/B/U	3.3V ANALOG	O	149	VSS_DAC	ANALOG GND	
146	VDD_DAC	3.3V ANALOG		150	VSS_VIDEO	ANALOG GND	
147	VDD_VIDEO	3.3V ANALOG		151	C/IRV	3.3V ANALOG	O
148	NC	No Connect	O	152	VDD_DAC	3.3V ANALOG	
149	VSS_DAC	ANALOG GND		153	VDD_VIDEO	3.3V ANALOG	
150	VSS_VIDEO	ANALOG GND		154	VSS_RREF	ANALOG GND	
151	C/IRV	3.3V ANALOG	O	155	RREF	3.3V ANALOG	O
152	VDD_DAC	3.3V ANALOG		156	VDD_RREF	3.3V ANALOG	
153	VDD_VIDEO	3.3V ANALOG		157	A_VSS	GROUND	
154	VSS_RREF	ANALOG GND		158	SYSCLK	3.3V	I
155	RREF	3.3V ANALOG	O	159	VCLK	3.3V	I
156	VDD_RREF	3.3V ANALOG		160	A_VDD	3.3V ANALOG	
157	A_VSS	GROUND		161	DVD-DATA0/CD-DATA	3.3V	I
158	SYSCLK	3.3V	I	162	DVD-DATA1/CD-LRCK	3.3V	I
159	VCLK	3.3V	I	163	DVD-DATA2/CD-BCK	3.3V	I
160	A_VDD	3.3V ANALOG		164	DVD-DATA3/CD-C2P0	3.3V	I
161	DVD-DATA0/CD-DATA	3.3V	I	165	DVD-DATA4/CDG-SDATA	3.3V	I
162	DVD-DATA1/CD-LRCK	3.3V	I	166	VSS	GROUND	
163	DVD-DATA2/CD-BCK	3.3V	I	167	VDD_3.3	3.3V	I
164	DVD-DATA3/CD-C2P0	3.3V	I	168	DVD-DATA5/CDG-VFSY	3.3V	I
165	DVD-DATA4/CDG-SDATA	3.3V	I	169	DVD-DATA6/CDG-S0S1	3.3V	I
166	VSS	GROUND		170	DVD-DATA7/CDG-SCLK	3.3V	I
167	VDD_3.3	3.3V	I	171	VDACK	3.3V	I
168	DVD-DATA5/CDG-VFSY	3.3V	I	172	VREQUEST	3.3V	O
169	DVD-DATA6/CDG-S0S1	3.3V	I	173	VSTROBE	3.3V	I
170	DVD-DATA7/CDG-SCLK	3.3V	I	174	ERROR	3.3V	I
171	VDACK	3.3V	I	175	VDD_3.3	3.3V	I
172	VREQUEST	3.3V	O	176	RESERVED	GROUND	
173	VSTROBE	3.3V	I	177	VDD_3.3	3.3V	I
174	ERROR	3.3V	I	178	VSS	GROUND	
175	VDD_3.3	3.3V	I	179	NC	No connect	O
176	RESERVED	GROUND		180	NC	No connect	O
177	VDD_3.3	3.3V	I	181	NC	No connect	O
178	VSS	GROUND		182	HADDR0	3.3V	I
179	NC	No connect	O	183	HADDR1	3.3V	I
180	NC	No connect	O	184	HADDR2	3.3V	I
181	NC	No connect	O	185	RESERVED	3.3V	I
182	HADDR0	3.3V	I	186	RESERVED	3.3V	I
183	HADDR1	3.3V	I	187	RESERVED	3.3V	I
184	HADDR2	3.3V	I	188	VSS	GROUND	
185	RESERVED	3.3V	I	189	VDD_2.5	2.5V	I
186	RESERVED	3.3V	I	190	RESERVED	3.3V	I
187	RESERVED	3.3V	I				
188	VSS	GROUND					
189	VDD_2.5	2.5V	I				
190	RESERVED	3.3V	I				

Pin No.	Pin Name	I/O Voltage	I/O Type	Pin No.	Pin Name	I/O Voltage	I/O Type
97	SDBS	3.3V	O	105	RESERVED	ANALOG GND	
98	MADDR10	3.3V	O	106	NC	No connect	O
99	MADDR0	3.3V	O	107	NC	No connect	O
100	VDD_3.3	3.3V	I	108	RESERVED	3.3V	I
101	VSS	GROUND		109	NC	No connect	O
102	MADDR1	3.3V	O	110	RESERVED	3.3V	I
103	MADDR2	3.3V	O	111	RESERVED	3.3V ANALOG	
104	MADDR3	3.3V	O	112	RESERVED	3.3V	I
105	RESERVED	ANALOG GND		113	DA-LRCK	3.3V	I/O
106	NC	No connect	O	114	DA-BCK	3.3V	I/O
107	NC	No connect	O	115	VDD_3.3	3.3V	I
108	RESERVED	3.3V	I	116	VSS	GROUND	
109	NC	No connect	O	117	DA-DATA	3.3V	I/O
110	RESERVED	3.3V	I	118	DA-DATA3	3.3V	O
111	RESERVED	3.3V ANALOG		119	DA-DATA2	3.3V	O
112	RESERVED	3.3V	I	120	DA-DATA1	3.3V	O
113	DA-LRCK	3.3V	I/O	121	DA-DATA0	3.3V	O
114	DA-BCK	3.3V	I/O	122	DA-LRCK	3.3V	O
115	VDD_3.3	3.3V	I	123	VDD_3.3	3.3V	I
116	VSS	GROUND		124	VSS	GROUND	
117	DA-DATA	3.3V	I/O	125	DA-XCK	3.3V	I/O
118	DA-DATA3	3.3V	O	126	DA-BCK	3.3V	O
119	DA-DATA2	3.3V	O	127	DA-IEC	3.3V	O
120	DA-DATA1	3.3V	O	128	VDD_2.5	2.5V	I
121	DA-DATA0	3.3V	O	129	VSS	GROUND	
122	DA-LRCK	3.3V	O	130	NC	No Connect	O
123	VDD_3.3	3.3V	I	131	VSS_DAC	ANALOG GND	
124	VSS	GROUND		132	VSS_VIDEO	ANALOG GND	
125	DA-XCK	3.3V	I/O	133	CVBS + sync	3.3V ANALOG	O
126	DA-BCK	3.3V	O	134	VDD_DAC	3.3V ANALOG	O
127	DA-IEC	3.3V	O	135	VDD_VIDEO	3.3V ANALOG	O
128	VDD_2.5	2.5V	I	136	NC	No Connect	O
129	VSS	GROUND		137	VSS_DAC	ANALOG GND	
130	NC	No Connect	O	138	VSS_VIDEO	ANALOG GND	
131	VSS_DAC	ANALOG GND		139	CVBS/GY	3.3V ANALOG	O
132	VSS_VIDEO	ANALOG GND		140	VDD_DAC	3.3V ANALOG	O
133	CVBS + sync	3.3V ANALOG	O	141	VDD_VIDEO	3.3V ANALOG	O
134	VDD_DAC	3.3V ANALOG	O	142	NC	No Connect	O
135	VDD_VIDEO	3.3V ANALOG	O	143	VSS_DAC	ANALOG GND	
136	NC	No Connect	O				
137	VSS_DAC	ANALOG GND					
138	VSS_VIDEO	ANALOG GND					
139	CVBS/GY	3.3V ANALOG	O				
140	VDD_DAC	3.3V ANALOG	O				
141	VDD_VIDEO	3.3V ANALOG	O				
142	NC	No Connect	O				
143	VSS_DAC	ANALOG GND					


Pin No.	Pin Name	I/O Voltage	I/O Type	Pin No.	Pin Name	I/O Voltage	I/O Type
49	PI04	3.3V	I/O	57	MDATA2	3.3V	I/O
50	PI05	3.3V	I/O	58	MDATA3	3.3V	I/O
51	PI06	3.3V	I/O	59	MDATA4	3.3V	I/O
52	PI07	3.3V	I/O	60	MDATA5	3.3V	I/O
53	MDATA0	3.3V	I/O	61	MDATA6	3.3V	I/O
54	MDATA1	3.3V	I/O	62	MDATA7	3.3V	I/O
55	VDD_3.3	3.3V	I/O	63	MDATA15	3.3V	I/O
56	VSS	GROUND		64	VDD_3.3	3.3V	I/O
57	MDATA2	3.3V	I/O	65	VSS	GROUND	
58	MDATA3	3.3V	I/O	66	MDATA14	3.3V	I/O
59	MDATA4	3.3V	I/O	67	VDD_2.5	2.5V	I
60	MDATA5	3.3V	I/O	68	VSS	GROUND	
61	MDATA6	3.3V	I/O	69	MDATA13	3.3V	I/O
62	MDATA7	3.3V	I/O	70	MDATA12	3.3V	I/O
63	MDATA15	3.3V	I/O	71	MDATA11	3.3V	I/O
64	VDD_3.3	3.3V	I/O	72	MDATA10	3.3V	I/O
65	VSS	GROUND		73	MDATA9	3.3V	I/O
66	MDATA14	3.3V	I/O	74	VDD_3.3	3.3V	I/O
67	VDD_2.5	2.5V	I	75	VSS	GROUND	
68	VSS	GROUND		76	MDATA8	3.3V	I/O
69	MDATA13	3.3V	I/O	77	LDQM	3.3V	O
70	MDATA12	3.3V	I/O	78	SD-CLK	3.3V	O
71	MDATA11	3.3V	I/O	79	CLKSEL	3.3V	I
72	MDATA10	3.3V	I/O	80	MADDR9	3.3V	O
73	MDATA9	3.3V	I/O	81	MADDR8	3.3V	O
74	VDD_3.3	3.3V	I/O	82	VDD_3.3	3.3V	I/O
75	VSS	GROUND		83	VSS	GROUND	
76	MDATA8	3.3V	I/O	84	MADDR7	3.3V	O
77	LDQM	3.3V	O	85	MADDR6	3.3V	O
78	SD-CLK	3.3V	O	86	MADDR5	3.3V	O
79	CLKSEL	3.3V	I	87	VDD_2.5	2.5V	I
80	MADDR9	3.3V	O	88	VSS	GROUND	
81	MADDR8	3.3V	O	89	MADDR4	3.3V	O
82	VDD_3.3	3.3V	I/O	90	MWE	3.3V	O
83	VSS	GROUND		91	SD-CAS	3.3V	O
84	MADDR7	3.3V	O	92	VDD_3.3	3.3V	I/O
85	MADDR6	3.3V	O	93	VSS	GROUND	
86	MADDR5	3.3V	O	94	SD-RAS	3.3V	O
87	VDD_2.5	2.5V	I	95	SD-CS0	3.3V	O
88	VSS	GROUND		96	SD-CS1/MADDR11	3.3V	O
89	MADDR4	3.3V	O				
90	MWE	3.3V	O				
91	SD-CAS	3.3V	O				
92	VDD_3.3	3.3V	I/O				
93	VSS	GROUND					
94	SD-RAS	3.3V	O				
95	SD-CS0	3.3V	O				
96	SD-CS1/MADDR11	3.3V	O				

Pin No.	Pin Name	I/O Voltage	I/O Type	Pin No.	Pin Name	I/O Voltage	I/O Type
1	RD	3.3V	I	21	VDATA0	3.3V	O
2	RW	3.3V	I	22	VDATA1	3.3V	O
3	VDD_3.3	3.3V	I/O	23	VDATA2	3.3V	O
4	WAIT	3.3V	O, OD, PU	24	VDATA3	3.3V	O
5	RESET	3.3V	I	25	VDATA4	3.3V	O
6	VSS	GROUND		26	VDATA5	3.3V	O
7	VDD_3.3	3.3V	I/O	27	VDATA6	3.3V	O
8	INT	3.3V	O, OD, PU	28	VDATA7	3.3V	O
9	NC	No Connect	O	29	VSYN	3.3V	I/O
10	NC	No Connect	O	30	HSYN	3.3V	I/O
11	NC	No Connect	O	31	VSS	GROUND	
12	NC	No Connect	O	32	VDD_3.3	3.3V	I
13	VDD_2.5	2.5V	I	33	RESERVED	3.3V	I
14	VSS	GROUND		34	RESERVED	3.3V	I
15	NC	No Connect	O	35	RESERVED	3.3V	I
16	NC	No Connect	O	36	VDD_2.5	2.5V	I
17	NC	No Connect	O	37	VSS	GROUND	
18	NC	No Connect	O	38	RESERVED	3.3V	I
19	VSS	GROUND		39	RESERVED	3.3V	I
20	VDD_3.3	3.3V	I	40	RESERVED	3.3V	I
21	VDATA0	3.3V	O	41	RESERVED	3.3V	I
22	VDATA1	3.3V	O	42	RESERVED	3.3V	I
23	VDATA2	3.3V	O	43	PI00	3.3V	I/O
24	VDATA3	3.3V	O	44	VSS	GROUND	
25	VDATA4	3.3V	O	45	VDD_3.3	3.3V	I/O
26	VDATA5	3.3V	O	46	PI01	3.3V	I/O
27	VDATA6	3.3V	O	47	PI02	3.3V	I/O
28	VDATA7	3.3V	O	48	PI03	3.3V	I/O

Pin No.	Pin Name	I/O Voltage	I/O Type
199	HDAT1A6	3.3V	I/O
200	HDAT1A5	3.3V	I/O
201	HDAT1A4	3.3V	I/O
202	HDAT1A3	3.3V	I/O
203	HDAT1A2	3.3V	I/O
204	VDD_3.3	3.3V	
205	VSS	3.3V	
206	HDAT1A1	3.3V	I/O
207	HDAT1A0	3.3V	I/O
208	CS	3.3V	I

Pin No.	Pin Name	I/O Voltage	I/O Type
191	VSS	GROUND	
192	VDD_3.3	3.3V	
193	RESERVED	3.3V	I
194	RESERVED	3.3V	I
195	RESERVED	3.3V	I
196	RESERVED	3.3V	I
197	HDAT1A7	3.3V	I/O
198	VSS	GROUND	

## 2-1-12 ZIC2/ZIC3 (KM416S1120D ; CMOS 16M SDRAM)





Pin	Name	InputFunction
CLK	System Clock	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A <sub>0</sub> ~ A <sub>10/AP</sub>	Address	Row / column addresses are multiplexed on the same pins. Row address : RA <sub>0</sub> ~ RA <sub>10</sub> , column address : CA <sub>0</sub> ~ CA <sub>7</sub>
BA	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input/Output Mask	Makes data output Hi-Z, t <sub>SHZ</sub> after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ <sub>0</sub> ~ 15	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C./RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.



### 2-1-13 AIC2 (AK4356 ; 6CH. D/A Converter)


Block Diagram




No.	Pin Name	I/O	Function
1	LOUT1-	O	DAC1 Lch Negative Analog Output Pin
2	LOUT1+	O	DAC1 Lch Positive Analog Output Pin
3	DZFL2	O	DAC2 Lch Zero Input Detect Pin
4	DZFR1	O	DAC1 Rch Zero Input Detect Pin
5	DZFL1	O	DAC1 Lch Zero Input Detect Pin
6	CAD0	I	Chip Address 0 Pin
7	CAD1	I	Chip Address 1 Pin
8	PDN	I	Power-Down & Reset Pin When “L”, the AK4356 is powered-down and the control registers are reset to default state. If the state of CAD0-1 changes, then the AK4356 must be reset by PDN.
9	BICK	I	Audio Serial Data Clock Pin
10	MCLK	I	Master Clock Input Pin
11	DVDD	-	Digital Power Supply Pin, +4.75~+5.25V
12	DVSS	-	Digital Ground Pin
13	SDTI1	I	DAC1 Audio Serial Data Input Pin
14	SDTI2	I	DAC2 Audio Serial Data Input Pin
15	SDTI3	I	DAC3 Audio Serial Data Input Pin
16	LRCK	I	Audio Input Channel Clock Pin
17	SMUTE	I	Soft Mute Pin (Note) When this pin goes to “H”, soft mute cycle is initialized. When returning to “L”, the output mute releases.
18	CCLK	I	Control Data Clock Pin
19	CDTI	I	Control Data Input Pin
20	CSN	I	Chip Select Pin This pin should be held to “H” except for access.
21	DFS0	I	Double Speed Sampling Mode 0 Pin (Note) “L”: Normal Speed, “H”: Double Speed at DFS1 bit = “0”.
22	CKS0	I	Input Clock Select 0 Pin (Note)
23	CKS1	I	Input Clock Select 1 Pin (Note)
24	CKS2	I	Input Clock Select 2 Pin (Note)
25	DIF0	I	Audio Data Interface Format 0 Pin (Note)
26	DIF1	I	Audio Data Interface Format 1 Pin (Note)
27	DIF2	I	Audio Data Interface Format 2 Pin (Note)
28	DZFE	I	Zero Input Detect Enable Pin (Note)
29	DZFR3	O	DAC3 Rch Zero Input Detect Pin
30	DZFL3	O	DAC3 Lch Zero Input Detect Pin
31	DZFR2	O	DAC2 Rch Zero Input Detect Pin
32	VREFH	I	Positive Voltage Reference Input Pin, AVDD
33	AVDD	-	Analog Power Supply Pin
34	AVSS	-	Analog Ground Pin, +4.75~+5.25V
35	ROUT3-	O	DAC3 Rch Negative Analog Output Pin
36	ROUT3+	O	DAC3 Rch Positive Analog Output Pin
37	LOUT3-	O	DAC3 Lch Negative Analog Output Pin
38	LOUT3+	O	DAC3 Lch Positive Analog Output Pin
39	ROUT2-	O	DAC2 Rch Negative Analog Output Pin
40	ROUT2+	O	DAC2 Rch Positive Analog Output Pin
41	LOUT2-	O	DAC2 Lch Negative Analog Output Pin
42	LOUT2+	O	DAC2 Lch Positive Analog Output Pin
43	ROUT1-	O	DAC1 Rch Negative Analog Output Pin
44	ROUT1+	O	DAC1 Rch Positive Analog Output Pin

**2-1-14 DRIC3/DRIC13 (KA3082 ; Motor Drive IC)**

**BLOCK DIAGRAM**



**PIN CONFIGURATIONS**



**PIN DESCRIPTION**

Pin No.	Symbol	I/O	Description	Pin No.	Symbol	I/O	Description
1	GND	—	Ground	6	V <sub>IN2</sub>	I	Input 2
2	V <sub>O1</sub>	O	Output 1	7	SV <sub>CC</sub>	—	Supply voltage (Signal)
3	V <sub>Z1</sub>	—	Phase compensation	8	PV <sub>CC</sub>	—	Supply voltage (Power)
4	V <sub>CTL</sub>	I	Motor speed control	9	V <sub>Z2</sub>	—	Phase compensation
5	F <sub>IN1</sub>	I	Input 1	10	V <sub>O2</sub>	O	Output 2

## 3. Product Specifications and Operating Instructions


### 3-1 Product Specifications

<b>GENERAL</b>	Power Requirements	AC 120V, 60Hz	
	Power Consumption	20W	
	Weight	6.7kg	
	Dimensions	W 430mm x D 408mm x H 110mm	
	Operating Temperature Range	+5°C ~ +35°C	
	Operating Humidity Range	10% to 75%	
<b>DISC</b>	DVD (Digital Versatile Disc)	Reading Speed : 3.49 m/s Approx. Play Time (Single Sided, Single Layer Disc) : 135 min.	
	CD : 12cm (Compact Disc)	Reading Speed : 1.2 to 1.4 m/s Maximum Play Time : 74min.	
	CD : 8cm (Compact Disc)	Reading Speed : 1.2to 1.4 m/s Maximum Play Time : 20min.	
	VCD : 12cm	Reading Speed : 1.2 to 1.4 m/s Maximum Play Time : 74min. (Video + Audio)	
	<b>Video Output</b>	Composite Video	2 channel : 1.0Vp-p (75ohm load)
		Component Video	Y : 1.0Vp-p (75ohm load)
Pr : 0.70Vp-p (75ohm load)			
Pb : 0.70Vp-p (75ohm load)			
S-Video	Luminance Signal : 1Vp-p (75ohm load)		
	Chrominance Signal : 0.286Vp-p (75ohm load)		
<b>Audio Output</b>	2 Channel	L (1/L), R (2/R)	
	5.1 Channel	F/L, F/R, S/L, S/R, C/T, S/W	
	Output Level	Analog : 2Vrms (1kHz)	
		Digital : 1.15Vp-p	
	* Frequency Response	48kHz Sampling : 4Hz to 22kHz	
		96kHz Sampling : 4Hz to 44kHz	
	* S/N Ratio	115dB	
	* Dynamic Range	105dB	
* Total Harmonic Distortion	0.003%		

\* : Nominal specification


## 3-2 Operating Instructions

### Front Panel Display



### Front Panel Display


- 1 Disc type indicator**
  - Shows the type of disc inserted.
- 2 Disc operation rotary indicator**
  - Shows that disc is rotating.
- 3 DVD changer indicator**
  - Shows change in disc to be played back (1-5).
- 4 Operation indicator**
  - Shows operation of disc being played back.
- 5 Disc indicator (DISC)**
  - Shows number of DVD disc being played back.
- 6 Title indicator (TITLE)**
  - Shows number of title of disc being played back.
- 7 Repeat indicator (REP)**
  - Lights when player is in repeat play mode.
- 8 Chapter indicator (CHAP)**
  - Shows number of chapter of DVD disc being played back.
- 9 All repeat indicator (ALL)**
  - Lights when player is in repeat play mode.
- 10 Track indicator (TRK)**
  - Shows number of track on video-CD or CD being played back.
- 11 A-B repeat indicator (A→B)**
  - Lights when player is in A-B repeat play mode.
- 12 Parental level indicator**
  - Lights when viewing for children is restricted.
- 13 Angle indicator**
  - Lights when you can switch the camera angle view.
- 14 Random indicator (RAND)**
  - Lights when player is in random play mode.
- 15 3D sound indicator**
  - Lights when 3D button on remote has been pressed.
- 16 Program play indicator (PROG)**
  - Lights when player is in programmed play mode.
- 17 DTS indicator**
  - Lights when DTS sound on DVD is being played back.
- 18 Linear PCM indicator**
  - Lights when non-compressed digital sound on CD or DVD is being played back.
- 19 Dolby digital indicator**
  - Lights when Dolby digital (Audio) sound on DVD is being played back.
- 20 MPEG indicator**
  - Lights when MPEG sound is being played back.
- 21 Disc information indicator**
  - Shows the information on disc. (Chapter Number on Tuack Number etc.)



### Front Panel Controls

- 1 STANDBY LAMP**
  - When the Unit is first plugged in, the indicator lights. When power is pressed on, the lamp goes out.
- 2 POWER / STANDBY Button (⏻/⏻)**
  - Use to turn your player on and off (standby).
- 3 DISC SELECT Button**
  - Use to select the desired disc loaded in the DVD CHANGER.
- 4 FRONT DISPLAY**
  - Operation indicators are displayed here.
- 5 DVD CHANGER**
  - Press OPEN / CLOSE (⏏) to open and close the disc changer.
- 6 PLAY / PAUSE Button (▶/⏸)**
  - Begin or pause disc play.
- 7 DISPLAY Button**
  - Displays the current disc mode.
- 8 REPEAT Button**
  - Allows you to repeat play a title, chapter, track, or disc.
- 9 A-B REPEAT Button**
  - Allows you to repeat sections between point A and point B.
- 10 SKIP / SEARCH Button (⏏/⏏)**
  - Use to skip or search a scene or music.
- 11 STOP Button (■)**
  - Stops disc play.
- 12 OPEN / CLOSE Button (⏏)**
  - Press to open and close the disc tray.
- 13 EXCHANGE Button**
  - Press this button when you want to change a disc without stopping playback of the current disc.
- 14 DISC SKIP Button**
  - Use to skip a disc in order.

## Tour of the Remote Control




### DVD Function Buttons

- 1 DVD POWER Button**
  - Turns the player on and off.
- 2 NUMBER Buttons**
- 3 REPEAT Button**
  - Allows you to repeat play a title, chapter, track, or disc and A-B REPEAT.
- 4 STEP Button**
  - Advances playback one frame at a time.
- 5 SETUP Button**
  - Brings up the DVD player's Setup menu.
- 6 MODE Button**
  - Allows you to program a specific order.
- 7 SEARCH Buttons**
  - Allows you to search forward/backward through a disc.
- 8 STOP Button**
  - To stop playback.
- 9 SKIP Buttons**
  - Use to Skip the Title, Chapter, or Track.
- 10 MENU Button**
  - Brings up the Menu on a disc.
- 11 TOP MENU Button**
  - Brings up the Top Menu on a disc.
- 12 ENTER/DIRECTION Button (UP/DOWN or LEFT/RIGHT Button)**
  - Use to skip a disc in order.

**NOTE**

• This icon indicates an invalid button press.

## Description-Rear Panel



### Rear Panel

- 1 DIGITAL AUDIO OUT JACKS**
  - Use either an optical or coaxial digital cable to connect to a compatible Dolby Digital receiver. Use to connect to an A/V Amplifier that contains a Dolby Digital decoder or DTS decoder.
- 2 5.1CH ANALOG AUDIO OUT JACKS**
  - Connect to an amplifier with 5.1ch analog input jacks.
- 3 MIXED AUDIO OUT JACKS**
  - Connect to the Audio input jacks of your television, audio/video receiver, or VCR.
- 4 VIDEO OUT JACKS**
  - Use a video cable to connect one of these jacks to the Video input on your television.
- 5 S-VIDEO OUT JACK**
  - Use the S-Video cable to connect this jack to the S-Video input jack on your television for a higher quality picture.
- 6 COMPONENT VIDEO OUT JACKS**
  - Use these jacks if you have a TV with Component Video input jacks. These jacks provide Pr, Pb and Y video. Along with S-Video, Component Video provides the best picture quality. The Y, Pb, Pr must be selected in the VIDEO OUT SELECT.
- 7 VIDEO OUT SELECT SWITCH**
  - Use the switch to set video out. If the Y, Pb or Pr is selected, the S-Video may not work. If the S-Video is selected, the Y, Pb, Pr may not work.

**NOTE**

• Turn the DVD player Power off before changing over the switch.

## Choosing a Connection


The following show examples of connections commonly used to connect the DVD player with a TV and other components.

### Before Connection the DVD Player

- Always turn off the DVD player, TV, and other components before you connect or disconnect any cables.
- Refer to owner's manual of the components you are connecting for more information on those particular components.

### Connection to a TV

TV (Normal, Widescreen, Projection, etc..)



### Connection to a TV (For Video)


- **Method 1** DVD Player + TV with Video Input Jack
- **Method 2** DVD Player + TV with S-Video Input Jack
- **Method 3** DVD Player + TV with Component Video Input Jacks

### NOTE

- If the VIDEO OUT SELECT SWITCH (on the rear panel) is set to "Y, Pb, Pr", the "S-Video" may not work.
- If the VIDEO OUT SELECT SWITCH is set to "S-Video", the "Y, Pb, Pr" may not work.
- After correcting the switch, turn power off and then on again.

## Choosing a Connection

### Connection to an Audio System



### Connection to an Audio System

- **Method 1** DVD Player + 2ch Stereo Amplifier or Dolby Pro Logic Decoder
- **Method 2** DVD Player + Amplifier with 5.1ch Analog Input Jacks
- **Method 3** DVD Player + Amplifier with Dolby Digital Decoder/DTS Decoder

---

## 4. Disassembly and Reassembly

---

### 4-1 Cabinet and PCB

---

Note : Reassembly in reverse order.

#### 4-1-1 Door-Tray Removal

- 1) Supply power and open Tray ❶.
- 2) Lift up the Door-Tray ❷ in the direction of arrow "A" by both hand to remove.
- 3) Close Tray ❶ and power off.

Note : If Tray ❶ doesn't open, insert a Screw driver ❹ into the Emergency hole ❸ (as shown in detailed drawing) and then turn it in the direction of arrow "B". Open Tray manually.




Fig. 4-1 Door-Tray Removal



## 4-1-2 Top Cabinet Removal

- 1) Remove 5 Screws **1** on the back Top Cabinet.
- 2) Remove 4 Screws **2**, **3** on the left and right side.
- 3) Lift up the Top Cabinet in direction of arrow.




Fig. 4-2 Top Cabinet Removal

### 4-1-3 Ass'y Front Cabinet, Front/Key PCB Removal

- 1) Remove 2 Screws ❶ and disassemble the Ass'y Front Cabinet ❷.
- 2) Remove 12 Screws ❸, ❹ and disassemble the Front/Key PCB ❺, ❻.




Fig. 4-3 Ass'y Front Cabinet, Front/Key PCB Removal

#### 4-1-4 Main PCB, Jack PCB, S.M.P.S. Removal

- 1) Remove 1 Screw ❶.
- 2) Remove 4 Screws ❷ and lift the Jack PCB ❸ up.

**CAUTIONS ;**

- (1) When disassembling, switch the SW5 to "OFF" on the Deck PCB and remove the FPC connected to DCN1 on Main PCB.  
(See Fig.1-4 on page 1-6)
- (2) When assembling, insert the FPC into the DCN1 on Main PCB and switch SW5 to "ON" on the Deck PCB.  
(See Fig.1-4 on page 1-6)

- 3) Disconnect FPC (Pin 40) from DCN1 on Main PCB ❹, remove 2 Screws ❸ and lift the Main PCB ❺ up.
- 4) Remove 5 Screws ❻ and lift the S.M.P.S. PCB ❼ up.




Fig. 4-4 Main PCB, Jack PCB, S.M.P.S. Removal

## Wire Arrangement




Fig. 4-5 Wire Arrangement (Top View)

### 4-1-5 Ass'y Deck Removal

- 1) Remove 4 Screws ❶, ❷ and Bracket-PCB ❸.
- 2) Remove 4 Screws ❹ from the Ass'y Deck and lift it up.




Fig. 4-6 Ass'y Deck Removal

## 4-2 PCB Location

---





Fig. 4-7 PCB Location

### 4-3 Connector Diagram



NO.	CONNECTOR NO.	DIRECTION	CONNECTOR NO.	NO.
①	JCN01	JACK PCB ← CT1 → S.M.P.S. PCB	PCN02	②
③	CN1	JACK PCB ← CT2 → MAIN PCB	CN8	④
⑤	FCN04	JACK PCB ← CT3 → FRONT PCB	FCN04	⑥
⑦	JCN02	JACK PCB ← CT4 → FRONT PCB	FCN01	⑧
⑨	MCN05	JACK PCB ← CT5 → MOTOR PCB	TCN03	⑩
⑪	DCN1	MAIN PCB ← CT6 → DECK PCB	CN1	⑫
⑬	PCN1	MAIN PCB ← CT7 → S.M.P.S. PCB	PCN03	⑭

Fig. 4-8 Connector Diagram

## 4-4 Deck

### 4-4-1 Tray Removal

#### CAUTIONS ;

- 1) When disassembling Deck Ass'y,  
switch the SW5 to "OFF" on the Deck PCB and remove the FPC connected to DCN1 on Main PCB. (See Fig.1-4 on page 1-6)
- 2) When assembling Deck Ass'y,  
insert the FPC into the DCN1 on Main PCB and switch SW5 to "ON" on the Deck PCB. (See Fig.1-4 on page 1-6)

- 1) Insert a Screw driver ② into Emergency hole ① and turn Gear Load ③ in the direction of arrow "A".
- 2) When the Tray ④ comes out a little, pull it in the direction of arrow "B" by hand.
- 3) Disconnect Flat Cable ⑥.
- 4) Pull the Tray ④ to disassemble, while simultaneously pushing the Stopper ⑤, in direction of arrow "C".

**CAUTION ;** Do not stain with grease Pick-Up Lens, Turn table, Roulette Disc, Tray Disc, Belt.




Fig. 4-9 Tray Removal



### 4-4-2 Tray Roulette Removal

- 1) Remove Screw ❶.
- 2) Lift up the Tray Roulette ❷.




Fig. 4-10 Tray Roulette Removal

### 4-4-3 Bracket Worm Ass'y Removal

- 1) Disconnect LCN02 ① from Sensor PCB ②.
- 2) Push the 4 Hooks ③ in direction of arrow and remove the Sensor PCB ②.
- 3) Remove 2 Screws ④ and lift up the Bracket Worm Ass'y ⑤.
- 4) Remove Belt ⑥.
- 5) Remove Washer ⑦ and the Gear Roulette ⑧.
- 6) Remove 2 Screws ⑨ and the Shaft Worm Ass'y ⑩.
- 7) Remove 2 Screws ⑪ and the Worm Motor ⑫.




Fig. 4-11 Bracket Worm Ass'y Removal

### 4-4-4 Ass'y P/U Deck Removal

- 1) Remove 2 Screws ❶.
  - 2) Insert a Screw driver ❸ into Emergency hole ❷ and turn Gear Load ❹ in the direction of arrow "A" so that Ass'y P/U Deck ❺ is positioned at DATIL-A.
  - 3) Remove the Ass'y P/U Deck ❺ in direction of arrow "B".
- CAUTION ;** Do not stain with grease Pick-Up Lens, Turn table, Roulette Disc, Tray Disc, Belt.




Fig. 4-12 Ass'y P/U Deck Removal

#### 4-4-5 Slider Rack Removal

- 1) Remove the Slider Rack ② in direction of arrow "B", while simultaneously pushing the Lever Locker ① in direction of arrow "A".




Fig. 4-13 Slider Rack Removal

### 4-4-6 Belt Pulley, Gear Pulley Removal

- 1) Remove Belt Pulley ❶.
- 2) Push the Hook ❸ in the Boss ❷ in the direction of arrow.
- 3) Lift up the Gear Pulley ❹.

**CAUTION ;** Do not stain with grease Pick-Up Lens, Turn table, Roulette Disc, Tray Disc, Belt.




Fig. 4-14 Belt Pulley, Gear Pulley Removal

#### 4-4-7 Gear Tray, Gear Convert, Gear Cam, Gear Load Removal

- 1) Push the Hook ② below the Gear Tray ① in the direction of arrow and lift up Gear Tray ①.
- 2) Push the Hook ② below the Gear Convert ③ in the direction of arrow and lift up Gear Convert ③.
- 3) Push the Hook ② below the Gear Cam ④ in the direction of arrow and lift up Gear Cam ④.
- 4) Remove Gear Load ⑤.




Fig. 4-15 Gear Tray, Gear Convert, Gear Cam, Gear Load Removal

### 4-4-8 Spring Locker, Lever Locker Removal

- 1) Remove Spring Locker ❶.
- 2) Lift up the Lever Locker ❷ pushing the direction of arrow "A".
- 3) Remove the Gear Syncro ❹ in direction of arrow "B", while simultaneously pushing the 2 Hooks ❸.




Fig. 4-16 Spring Locker, Lever Locker Removal

### 4-4-9 PCB Motor Ass'y, PCB Switch Removal

- 1) Push the Hook ① in the direction of arrow "A", 4 Hooks ② in the direction of arrow "B" and lift up PCB Motor Ass'y ③.
- 2) Push the 3 Hooks ④, ⑤, ⑥ in the direction of arrow "C" and lift up PCB Switch Ass'y ⑦.




Fig. 4-17 PCB Motor Ass'y, PCB Switch Removal



### 4-4-10 Clamper Removal

- 1) Pull the Clamper ② by hand in the direction of arrow "B", while simultaneously pushing the 4 Hooks ① in direction of arrow "A".
- 2) Remove the Magnet ③.
- 3) Lift up the Plate Chuck ④.




Fig. 4-18 Clamper Removal

#### 4-4-11 PCB Deck Ass'y Removal

- 1) Remove FPC **1** from PCB Deck Ass'y **2**.
- 2) Disconnect FPC **2** from Motor Spindle Ass'y Side.
- 3) Remove the soldering pole of Feed Motor wire **3** (Red, Black).
- 4) Remove 2 Screws **4**.
- 5) Remove PCB Deck Ass'y **5**.




Fig. 4-19 PCB Deck Ass'y Removal

### 4-4-12 Sub Chassis Removal

- 1) Remove the 4 Screws ❶.
- 2) Lift up the Ass'y Brkt Deck ❷.




Fig. 4-20 Sub Chassis Removal

### 4-4-13 Ass'y Brkt Deck Removal

- 1) Remove Washer **1**.
- 2) Remove Gear Feed **2**, Gear Feed A **3**.
- 3) Remove 2 Screws **4**.
- 4) Remove Shaft Pick-Up **5** and Pick-Up Ass'y **6**.
- 5) Remove 1 screw **7**.
- 6) Remove 2 Screws **8**.
- 7) Remove 2 Sprindles **9** and Motor Sprindle Ass'y **10**.




Fig. 4-21 Ass'y Brkt Deck Removal

### 4-4-14 Bracket Deck Ass'y Removal

- 1) Remove 4 Screws ❶.
- 2) Lift up the Bracket Deck Ass'y ❷.




Fig. 4-22 Bracket Deck Ass'y Removal

4-4-15 Assembly of Gear




Fig. 4-23 Assembly of Gear

# MEMO

# 5. Circuit Descriptions

## 5-1 S.M.P.S.

### 5-1-1 Comparison between Linear Power Supply and S.M.P.S.

5-1-1 (a) Linear




Fig. 5-1 Linear Power Supply

Waveform/Description




Fig. 5-2

Input : Common power to transformer ( $V_p$ ).




Fig. 5-3

The output  $V_s$  of transformer is determined by the ratio of 1st  $N_p$  and 2nd  $N_s$ .  
 $V_s = (N_s/N_p) \times V_p$




Fig. 5-4

$V_{out}$  is output (DC) by diode and condensor.



Advantages and disadvantages of linear power supply

- 1) Advantages : Little noise because the output waveform of transformer is sine wave.
- 2) Disadvantages :
  - ❶ Additional margin is required because  $V_s$  is changed (depending on power source). (The regulator loss is caused by margin design).
  - ❷ Greater core size and condenser capacity are needed, because the transformer works on a single power frequency.




Fig. 5-5

5-1-1 (b) S.M.P.S. (Pulse width modulation method)




Fig. 5-6

Terms

- 1) 1st : Common power input to 1st winding.
- 2) 2nd : Circuit followings output winding of transformer.
- 3) F (Frequency) : Switching frequency (T : Switching cycle)
- 4) Duty :  $(T_{on}/T) \times 100$

## 5-1-2 Circuit description (FLY-Back Control)

### 5-1-2 (a) AC Power Rectification/Smoothing Terminal

- 1) PDS01, PDS02, PDS03, PDS04 : Convert AC power to DC(Wave rectification).
- 2) PE3 : Smooth the voltage converted to DC.
- 3) PCR01, PCR02, PCD01, PCD02, PCD03, PLS01, PBS01 : Noise removal at power input/output.
- 4) PVA1 : SMPS protection at power surge input (PVA1 pattern open is to remove noise).

### 5-1-2 (b) SNUBBER Circuit : PER11, PDS11, PCR11, PCD12, PRS11, PRS12




Fig. 5-7

- 1) Prevent residual high voltage at the terminals of switch during switch off/Suppress noise.  
High inverted power occurs at switch (PIC1) off, because of the 1st winding of transformer :  
( $V = LI \frac{di}{dt}$ , LI : Leakage Induction)  
A very high residual voltage exists on both terminals of PQR11 because dt is a very short.
- 2) SNUBBER circuit protects PIC1 from damage through leakage voltage suppression by RC,  
(Charges the leakage voltage to PER11, PDS11, PCR11, PCD12, and discharges to PR15 and PR16).

### 5-1-2 (c) Driving circuit

When  $V_{in}$  supplied, driving current  $I_g$  occurs through the PRR11. By this  $I_C (=H_f \times I_g)$  occurs through the PQR11 and the  $V_b$  is induced to base winding coil NB of PQR11. By induced  $V_b$ ,  $I_b$  start flow and the PQR11 is saturated (S/W ON).  $I_b$  is constant and  $I_c$  increases in proportion to time. After constant time passed  $I_b$  become to shutoff and PQR11 is cut OFF (S/W OFF).




Fig. 5-8 Driving Circuit

5-1-2 (d) Feedback Control Circuit




Fig. 5-9

Operation descriptions

- 1) Internal OP-Amp '+' base potential of PICS2 is 2.5V and external '-' input potential is connected with PRS33 and PRS34 to maintain Vout of 5.8V.
- 2) If load of 5.8V terminal decreases (or AC inout voltage increases) and Vout increases over 5.8V, Then : PICS2 Vs potential up over 2.5V --> PICS2 Vc down --> PICS1 A-K potential down --> PICS1 C-E current up --> PQR12 base current up --> PQR11 base current down --> Vout down --> Maintain 5.8V

- PRD31, PRD32 : Reduce 5.8V overshoot.
- PRS32, PCS32 : Prevent PICS2 oscillation (for phase correction).

### 5-1-3 Internal Block Diagram

Internal Block Diagram




Fig. 5-10

## 5-2 RF

### 5-2-1 RIC1 (KS1461)

KS1461 is combined with KS1452 and KS1453 as bipolar IC developed for DVD SERVO system.

Main features include DVD waveform equalizing, CD waveform equalizing, focus error signal generation, 3-beam tracking error signal generation, DPD 1-beam tracking error, defect, envelope, MIRR output, etc. after receiving the pick-up output converted into I/V.

5-2-1 (a) Basic Potentiometer

KS1461 uses a single power method and each circuit is based on  $V$  of 2.5V.  $V$  (Pin 12, 20, 24, 67) terminal is needed for IC, which uses the peripheral  $V$ .

5-2-1(b) RF signal

Fig. 5-11 shows the flow of signal generated by the pick-up.

A, B, C, D signals detected from pick-up are converted in to RF signal(A+B+C+D) via RF summing AMP.




Fig. 5-11

Fig. 5-12 shows the waveform-equalizing block diagram for the RF signal.

It outputs to EQout (Pin 86) terminal by initially changing switching AMP gain of DVD and CD, and then adjusting the level in RF SUM & AGC. It controls RF SUM & AGC gain by means of Pin 89-95 and interfaces with PWM signal, (output from PWM terminal of KS1453, via low-pass filter to adjust boost gain and peak frequency).




Fig. 5-12

The control parameters of DVD EQ and CD EQ are as follows.

1) DVD CD EQ control parameter

- ❶ EQG (Pin 97) : Changes the gain of peak frequency with EQ frequency characteristic. Convert PWM signal, output from KS1453, into DC via low-pass filter.
- ❷ EQF (Pin 98) : Changes the peak frequency with EQ frequency characteristic. Convert PWM signal, output from KS1453, into DVD via low-pass filter.

## 5-3 System Control

### 5-3-1 Outline

The main micom peripheral circuit is composed of 16bit Micom (MIC1 ; TMP95C265), 8M EPROM (MIC2 ; M27C801) for Microcode and data save, 256 byte EE-PROM (MIC4 ; KS24C020) for permanent storage of data needed at power off.

The Micom (MIC1 ; TMP95C265) mounted in main board analyzes the key commands of front panel or instructions of remote control through communication with Micom (FIC1 ; LC86P6232) of front and controls the devices on board to execute the corresponding commands after initializing the devices connected with micom on board at power on.

### 5-3-2 Block Diagram




Fig. 5-13

### 5-3-3 Waveform Description

When micom accesses each device sharing bus, it falls the chip select signal of corresponding chip to (/CS1:MIC3-22, /CS2:MIC2-22, /DSPCS:DIC1-2, /DVD1CS:ZIC1-208, CSB:SIC1-10) 0 (Low) before trial.

So to speak, the bus is used by time-division as shown in Fig 5-14, 5-15, 5-16.

Two and more devices can't be accessed simultaneously.




Fig. 5-14

- CH1 : CS2 (MIC2-22, EPROM CHIP SELECT)
- CH2 : DSPCS (DIC1-2, DATA PROCESSOR CHIP SELECT)
- CH3 : DVD1CS (ZIC1-208, A/V DECODER CHIP SELECT)
- CH4 : SRVCS (SIC1-10, DIGITAL SERVO CHIP SELECT)
- CH5 : WR (MIC1-89, MICOM OUTPUT WRITE SIGNAL)
- CH6 : RD (MIC1-88, MICOM OUTPUT READ SIGNAL)




Fig. 5-15 DSP Access

- CH1 : CS2 (MIC2-22, EPROM CHIP SELECT)
- CH2 : DSPCS (DIC1-2, DATA PROCESSOR CHIP SELECT)
- CH3 : DVD1CS (ZIC1-208, A/V DECODER CHIP SELECT)
- CH4 : SRVCS (SIC1-10, DIGITAL SERVO CHIP SELECT)
- CH5 : WR (MIC1-89, MICOM OUTPUT WRITE SIGNAL)
- CH6 : RD (MIC1-88, MICOM OUTPUT READ SIGNAL)






Fig. 5-16 Servo Access

- CH1 : CS2 (MIC2-22, EPROM CHIP SELECT)
- CH2 : DSPCS (DIC1-2, DATA PROCESSOR CHIP SELECT)
- CH3 : DVD1CS (ZIC1-208, A/V DECODER CHIP SELECT)
- CH4 : SRVCS (SIC1-10, DIGITAL SERVO CHIP SELECT)
- CH5 : WR (MIC1-89, MICOM OUTPUT WRITE SIGNAL)
- CH6 : RD (MIC1-88, MICOM OUTPUT READ SIGNAL)

## 5-4 Servo

### 5-4-1 Outline

SERVO system of DVD is divided into Focusing SERVO, Tracking SERVO, SLED Linked SERVO and CLV SERVO (DISC Motor Control SERVO).

1) Focusing SERVO

Focuses the optical spot output from object lens onto the disc surface. Maintains a uniform distance between object lens of Pick-up and disc (for surface vibration of disc).

2) Tracking SERVO

Make the object lens follow the disc track in use of tracking error signal (created from Pick-up).

3) SLED Linked SERVO

When the tracking actuator inclines outwardly as the object lens follows the track during play, the SLED motor moves slightly (and counteracts the incline).

4) CLV SERVO (DISC Motor Control SERVO)

Controls the disc motor to maintain a constant linear velocity (necessary for RF signal).

### 5-4-2 Block Diagram




Fig. 5-17

### 5-4-3 Operation

#### 1) FOCUSING SERVO

##### (1) FOCUS INPUT

The focus loop is changed from open loop to closed loop, and the triangular waveform moves the object lens up and down (at pin 75 of SIC1 during Focus SERVO ON.) At that time, S curve is input to pin 65 of SIC1.

ABAD (pin 39 of RIC1) signal, summing signal of PD A, B, C, D, is generated, and zero cross(2.5V) point occurs when S curve is focused and ABAD signal exceeds a preset, constant value. The focus loop is changed to closed loop, and the object lens follows the disc movement, maintaining a constant distance from the disc. (these operations are same in CD and DVD).




Fig. 5-18

##### (2) PLAY

When focus loop closes the loop during focus servo on, both pin 65 and pin 75 of SIC1 are controlled by VREF voltage (approx. 2.5V), and pin 26, 27 of SIC4 are approximately 4.5V.

#### 2) TRACKING SERVO

##### (1) NORMAL PLAY MODE

##### ① For DVD

Composite : The signal output from PD A, B, C, D of Pick-up, the tracking error signal (pin36 of RIC1) uses the phase difference of A+C and B+D in RIC1, and inputs to terminal 64 of SIC1. Then, it is output to SIC1 pin 76 via digital equalizer, and applied to the tracking actuator through SIC4.

Pins 76 of SIC1 is controlled by VREF(approx. 2.5V) during normal play.

Meanwhile, DVD repeats the track jump from 1 to 4 in inner direction at normal play (because data- read speed from disc is faster than data output speed on screen).

##### ② For CD, VCD

Receive the signal output through E, F of Pick-up, from RIC1. The tracking error signal is similar to DVD.

## (2) SEARCH Mode :

Search mode : Fine seek, (Moving the tracking actuator slightly little below 255 track) and coarse search, moving much in use of sled motor. The coarse search will be described in sled linked servo and now, the fine seek is explained shortly.

If the object lens is located near target, cut off the tracking loop and give the control signal as many as desired count to move the tracking actuator via SIC1 pin 76 terminal (TRD).

## 3) SLED LINKED SERVO

- Normal play mode

Move SLED motor slightly by means of PWM signal in SIC1 pin 73, as the tracking actuator moves along with track during play. Control to move the entire Pick-up as the tracking actuator moves.

- Coarse search mode

In case of long-distance search (such as chapter search), SIC1 uses MIRR and TZC signal of SIC1-38, 52.

Then, read ID and compute the existing track count after input of next track. If the existing track count is within fine seek range, tracking begins using fine seek.

## 4) CLV SERVO (DISC MOTOR CONTROL SERVO)

Input RF signal (from Pick-up) to SIC1 pin 59. Detect SYNC signal from RF in SIC1, and output PWM signal to SIC1 pin 55 for constant linear velocity.

## 5-5 DVD Data Processor

### 5-5-1 Outline

DIC1(KS1453) performs Sync detection, EFM demodulation and error correction and Spindle motor control (CLV control) after inputting sliced EFM signal of RF signal at disc playback and EFM read clock (PLCK) signal generated from PLL. Outputs data which converted to the last audio and video from A/V decoder (ZIC1). KS1453 uses external memory(4M DRAM) as buffer as well as for error correction and carries out Variable Bit Rate transfer function. VBR function uses the external buffer as buffer to absorb the difference of transfer rate occurring because the transfer rate of disc playback is faster than data transfer rate demanded by A/V decoder(Video/Audio Signal Process Chip).

In case of general disc refresh, the memory is almost filled up periodically. It is because Write rate to memory after disc playback and signal process is faster than Read of A/V decoder. When the memory is filled, this status is reported by interrupt to main micom, which controls the servo to kick back the pick-up to the previous track after memorizing the last data read from disc until now. It takes some times to jump to the previous track and return to the original(jump location) again. The memory will have an empty space because A/V decoder reads out data of memory.

When the memory has an empty space, where data can be processed and written and the pick-up correctly gets to the original location(before kick back location) again, it reads data again avoids the interrupt of data read previously. The basic operation repeats to perform as described above.

### 5-5-2 Block Diagram




Fig. 5-19

### 5-5-3 Waveform Description

It measures the timing that data processed in DIC1 at DVD playback.




Fig. 5-20

- CH1 : STROBE (DIC1-69, CLOCK)
- CH2 : REQ (DIC1-70, DATA REQUEST)
- CH3 : DACK (DIC1-58, DATA ACKNOWLEDGE)
- CH4 : SDATA (DIC1-60~67, DATA)

## 5-6 Video

### 5-6-1 Outline

ZIC1(A/V decoder with video encoder) diverges from the 27MHz crystal, then generates VHSYNC and HSYNC. ZIC1(A/V decoder with video encoder) does RGB encoding, copy guard processing and D/A conversion of 8bit video data internally inputted from video decoder block by MIC1(Micom).

Video signal converted into analog signal is outputted via amplifier of analog part.




Fig. 5-21 Video Output Block Diagram

### 5-6-2 NTSC Digital Encoder (ZIVA-4.1 ; Built-in video encoder)

ZIC1 inputted from pin159 with 27MHz generates HSYNC and VSYNC which are based on video signal. ZIC1 is synchronous signals with decoded video signal and control the output timing of 8bit video signal of ITU-R601 format.

The inputted 8bit data which decoded from video decoder block is demuxed with each 8bit of Y, R-Y, B-Y. The separate signal is encoded to NTSC by control of MIC1.

The above signals, which are CVBS(Composite Video Burst Synchronized)/G(GREEN)/Y[PIN139], Y(S\_VIDEO)/B(BRUE)/Pb[PIN145] and C(S\_VIDEO)/R(RED)/Pr[PIN151], are selectively outputted CVBS+S\_VIDEO, Y+Pr+Pb by the rear switch.

In Course of encoding,8bit data can extend to 10bit or more. To convert the extended data to quantization noise as possible,ZIC1 adopts 10bit D/A converter. ZIC1 perform video en-coding as well as copy protection.

### 5-6-3 Amplifier (VIC1, VIC2 : BA7660)

VIC1 and VIC2 are 6dB amplifier. Based on CVBS signal, the final output level must be 2Vpp without 75ohm terminal resistance. Because the level of video encoder output is only 1.1Vpp, the level is adjusted with the special amplifier. When mute of pin 1 is high active, if the pin is floating and connects to power, the output signal is never outputted. CVBS, Y, C, Y, Cr, Cb outputted from video encoder are inputted to VIC1 (Pin 7, Pin 2, Pin 4), and VIC2 (Pin 7, Pin 4, Pin 2) respectively and outputted from VIC1 (Pin 15, Pin 13, Pin 10) and VIC2 (Pin 15, Pin 13, Pin 10). Pin 9, Pin 12, Pin 14 of VIC1, VIC2 are feedback pin to SAG compensation (DC characteristic compensation of signal). The signal to which gain is adjusted by amplifier is outputted from jack via 75ohm Resistance (VR10~VR13, VR22~24).



## 5-7 Audio

### 5-7-1 Outline

The four data (Data 0~3) outputted from A/V decoder (ZIC1 ; ZiVA4.1) are supplied to DATA 0 for 2-channel mixed audio output and to DATA 1~3 for Analog audio output (5.1-channel).

The audio data (0~3) transmitted from A/V decoder (ZIC1 ; ZiVA4.1) are converted into analog signal via audio D/A converter and outputted via post filter and amplifier.

CD and VCD are outputted with only 2 channels audio data and transmit them to Data 0 and Data 1.

Front L/R channel is outputted in mixed audio output (2-channel : L/R output) and analog audio output and surround L/R, center and subwoofer aren't outputted.

If DVD of 2 channels source disc is used, it is outputted by the same way with CD and VCD.

If 5.1-channel source disc, front L/R channel is outputted in Data 1, Surround L/R in Data 2 and Center/Subwoofer in Data 3. Front L/R, Surround L/R, Center, Sub woofer are outputted in mixed audio output (6-channel : LF, RF, LS, RS, C, Sub woofer).




Fig. 5-22 Audio Output Block Diagram

## 5-7-2 DVD Audio Output




Fig. 5-23 Audio Decoder and Output Interface Datapath

### 1) Compressed Data



The audio data inputted to ZIC1 (ZiVA4.1) A/V decoder is divided into compressed data and uncompressed data. It is compressed data that is compressed with multi-channel audio data such as Dolby digital, MPEG, DTS, etc. The compressed data inputted to ZIC1 (ZiVA4.1) is converted into the uncompressed data of 2, 4, and 6 channels through ZiVA4.1 built-in audio decoder and is outputted to Data 0, 1, 2, and 3 through digital audio interface. The compressed data is transmitted to external AC-3 amplifier or MPEG/DTS amplifier as IEC-958/1937 transmission data format compressed by ZiVA4.1 built-in IEC-958 output process.



### 2) Uncompressed Data



The uncompressed data is that data isn't compressed, so it is called CD-DA, LPCM data. The 2 channels data is converted through audio decoder 2-channel data and Data 0 and Data 1 are outputted in digital audio interface. Via IEC-958 output process, they are transmitted to digital amplifier or AC-3/MPEG/DTS amplifier built in the external digital input source with IEC-958/1937 transmission format.



# MEMO


# 6. Troubleshooting




































# MEMO

---


## 7. Exploded View

---


	<b>Page</b>
<b>7-1 Cabinet Assembly</b> - - - - -	<b>7-2</b>
<b>7-2 Deck Assembly</b> - - - - -	<b>7-3</b>



# 7-1 Cabinet Assembly



# 7-2 Deck Assembly



# MEMO

## 8. Replacement Parts List


### 1. Mechanical Parts List

### 2. Electrical Parts List

SYMBOL NO	P-NO	DESCRIPTION	SYMBOL NO	P-NO	DESCRIPTION
MECHANISM SECTION			MIC2	TC11321	EPROM
101	TS15901	MECHA ASSY(DVD)	CN8	TE13611	CONNECTOR
△102	TE13631	CORD,POWER	DCN1	TE13621	CONNECTOR
102.5	TS16391	PICKUP ASSEMBLY	PFD01	TE13641	FUSE
103	TJ14351	PANEL,FRONT ASSY			
104	TJ14361	COVER, TOP			
105	TJ14371	DOOR ASSY			
106	TJ14381	PANEL, REAR			
107	TJ14391	BELT			
108	TJ14401	BELT			
109	TJ14411	FOOT, FRONT			
110	TJ14252	HOLDER, CORD			
001	TS15851	PWB ASSY MAIN			
002	TS15861	PWB ASSY JACK			
003	TS15871	PWB ASSY SMPS			
004	TS15881	PWB ASSY FRONT			
005	TS15891	PWB ASSY KEY			
ACCESSORIES					
802	TS15841	REMOTE HAND SET			
803	TE13361	CORD, AV			

# MEMO

## 9. Block Diagram



# MEMO

---


## 10. PCB Diagrams

---



<b>10-1 S.M.P.S.</b> .....	<b>10-2</b>
<b>10-2 Main</b> .....	<b>10-3</b>
<b>10-3 Jack</b> .....	<b>10-4</b>
<b>10-4 Front</b> .....	<b>10-5</b>
<b>10-5 Key</b> .....	<b>10-6</b>
<b>10-6 Deck</b> .....	<b>10-7</b>
<b>10-7 Motor</b> .....	<b>10-7</b>
<b>10-8 Sensor</b> .....	<b>10-7</b>
<b>10-9 Switch</b> .....	<b>10-7</b>




# 10-1 S.M.P.S.



10-2 Main




### 10-3 Jack




10-4 Front

COMPONENT SIDE




SOLDER SIDE




# 10-5 Key


COMPONENT SIDE




SOLDER SIDE




### 10-6 Deck




### 10-8 Sensor



### 10-7 Motor




### 10-9 Switch



# MEMO

# 11. Wiring Diagram






# MEMO


## 12. Schematic Diagrams

<b>12-1 S.M.P.S.</b> - - - - -	<b>12-2</b>
<b>12-2 Main-Micom</b> - - - - -	<b>12-3</b>
<b>12-3 Servo</b> - - - - -	<b>12-4</b>
<b>12-4 RF</b> - - - - -	<b>12-5</b>
<b>12-5 Data Processor</b> - - - - -	<b>12-6</b>
<b>12-6 AV Decoder</b> - - - - -	<b>12-7</b>
<b>12-7 Video</b> - - - - -	<b>12-8</b>
<b>12-8 Audio</b> - - - - -	<b>12-9</b>
<b>12-9 Audio 5.1 Channel</b> - - - - -	<b>12-10</b>
<b>12-10 AV Interface</b> - - - - -	<b>12-11</b>
<b>12-11 Front-Micom</b> - - - - -	<b>12-12</b>
<b>12-12 Key</b> - - - - -	<b>12-13</b>
<b>12-13 Deck</b> - - - - -	<b>12-14</b>
<b>12-14 Motor/Switch/Sensor</b> - - - - -	<b>12-15</b>
<b>12-15 Remote Control</b> - - - - -	<b>12-16</b>

### Block Identification of PCB




Main PCB (Component Side)




Jack PCB (Conductor Side)


# 12-1 S.M.P.S.




# 12-2 Main-Micom




12-3 Servo




12-4 RF



### 12-5 Data Processor




12-6 AV Decoder







12-7 Video




12-8 Audio




### 12-9 Audio 5.1 Channel




12-10 AV Interface




### 12-11 Front-Micom






12-12 Key



12-13 Deck




12-14 Motor/Switch/Sensor





12-15 Remote Control



# HITACHI