## JVC

# SERVICE MANUAL DVD AUDIO/VIDEO PLAYER 

## XV-D9000

## Area Suffix

J ------------ U.S.A.


## Contents

Safety precautions 1-2 Importance admistering point

Preventing static electricity ------------ 1-3
Dismantling and assembling the traverse unit $\qquad$1-41-5on the safety1-6
Disassembly method ..... 1-7Method of initializing EEPROMand display of jitter value1-181-19

## Safety Precautions

1. This design of this product contains special hardware and many circuits and components specially for safety purposes. For continued protection, no changes should be made to the original design unless authorized in writing by the manufacturer. Replacement parts must be identical to those used in the original circuits. Services should be performed by qualified personnel only.
2. Alterations of the design or circuitry of the product should not be made. Any design alterations of the product should not be made. Any design alterations or additions will void the warranty and will further relieve the manufacture of responsibility for personal injury or property damage resulting therefrom.
3. Many electrical and mechanical parts in the products have special safety-related characteristics. These characteristics are often not evident from visual inspection nor can the protection afforded by them necessarily be obtained by using replacement components rated for higher voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in the Parts List of Service Manual. Electrical components having such features are identified by shading on the schematics and by ( 1 ) on the Parts List in the Service Manual. The use of a substitute replacement which does not have the same safety characteristics as the recommended replacement parts shown in the Parts List of Service Manual may create shock, fire, or other hazards.
4. The leads in the products are routed and dressed with ties, clamps, tubings, barriers and the like to be separated from live parts, high temperature parts, moving parts and/or sharp edges for the prevention of electric shock and fire hazard. When service is required, the original lead routing and dress should be observed, and it should be confirmed that they have been returned to normal, after reassembling.
5. Leakage current check (Electrical shock hazard testing)

After reassembling the product, always perform an isolation check on the exposed metal parts of the product (antenna terminals, knobs, metal cabinet, screw heads, headphone jack, control shafts, etc.) to be sure the product is safe to operate without danger of electrical shock.
Do not use a line isolation transformer during this check.

- Plug the AC line cord directly into the AC outlet. Using a "Leakage Current Tester", measure the leakage current from each exposed metal parts of the cabinet, particularly any exposed metal part having a return path to the chassis, to a known good earth ground. Any leakage current must not exceed 0.5mA AC (r.m.s.)
- Alternate check method

Plug the AC line cord directly into the AC outlet. Use an AC voltmeter having, 1,000 ohms per volt or more sensitivity in the following manner. Connect a $1,500 \Omega 10 \mathrm{~W}$ resistor paralleled by a $0.15 \mu \mathrm{~F}$ AC-type capacitor between an exposed metal part and a known good earth ground.
Measure the AC voltage across the resistor with the AC voltmeter.
Move the resistor connection to each exposed metal part, particularly any exposed metal part having a return path to the chassis, and measure the AC voltage across the resistor. Now, reverse the plug in the AC outlet and repeat each measurement. voltage measured Any must not exceed 0.75 V AC (r.m.s.). This corresponds to 0.5


## Warning

1. This equipment has been designed and manufactured to meet international safety standards.
2. It is the legal responsibility of the repairer to ensure that these safety standards are maintained.
3. Repairs must be made in accordance with the relevant safety standards.
4. It is essential that safety critical components are replaced by approved parts.
5. If mains voltage selector is provided, check setting for local voltage.

CAUTION Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.

## Preventing static electricity

Electrostatic discharge (ESD), which occurs when static electricity stored in the body, fabric, etc. is discharged, can destroy the laser diode in the traverse unit (optical pickup). Take care to prevent this when performing repairs.

### 1.1. Grounding to prevent damage by static electricity

Static electricity in the work area can destroy the optical pickup (laser diode) in devices such as DVD players.
Be careful to use proper grounding in the area where repairs are being performed.

### 1.1.1. Ground the workbench

1. Ground the workbench by laying conductive material (such as a conductive sheet) or an iron plate over it before placing the traverse unit (optical pickup) on it.

### 1.1.2. Ground yourself

1. Use an anti-static wrist strap to release any static electricity built up in your body.


### 1.1.3. Handling the optical pickup

1. In order to maintain quality during transport and before installation, both sides of the laser diode on the replacement optical pickup are shorted. After replacement, return the shorted parts to their original condition. (Refer to the text.)
2. Do not use a tester to check the condition of the laser diode in the optical pickup. The tester's internal power source can easily destroy the laser diode.

### 1.2. Handling the traverse unit (optical pickup)

1. Do not subject the traverse unit (optical pickup) to strong shocks, as it is a sensitive, complex unit.
2. Cut off the shorted part of the flexible cable using nippers, etc. after replacing the optical pickup. For specific details, refer to the replacement procedure in the text. Remove the anti-static pin when replacing the traverse unit. Be careful not to take too long a time when attaching it to the connector.
3. Handle the flexible cable carefully as it may break when subjected to strong force.
4. It is not possible to adjust the semi-fixed resistor that adjusts the laser power. Do not turn it

## Dismantling and assembling the traverse unit

## 1. Notice regarding replacement of optical pickup

Electrostatic discharge (ESD), which occurs when static electricity stored in the body, fabric, etc. is discharged, can destroy the laser diode in the traverse unit (optical pickup). Take care to prevent this when performing repairs to the optical pickup or connected devices.
(Refer to the section regarding anti-static measures.)

1. Do not touch the area around the laser diode and actuator.
2. Do not check the laser diode using a tester, as the diode may easily be destroyed.
3. It is recommended that you use a grounded soldering iron when shorting or removing the laser diode. Recommended soldering iron: HAKKO ESD-compatible product
4. Solder the land on the optical pickup's flexible cable.

- Note : Short the land after shorting the terminal on the flexible cable using a clip, etc., when using an ungrounded soldering iron.
- Note : After shorting the laser diode according to the procedure above, remove the solder according to the text explanation.


Shot with the clip

## Important for Laser Products

## 1．CLASS 1 LASER PRODUCT

2．DANGER ：Invisible laser radiation when open and inter lock failed or defeated．Avoid direct exposure to beam．
3．CAUTION ：There are no serviceable parts inside the Laser Unit．Do not disassemble the Laser Unit．Replace the complete Laser Unit if it malfunctions．
4．CAUTION ：The compact disc player uses invisible laser radiation and is equipped with safety switches which prevent emission of radiation when the drawer is open and the safety interlocks have failed or are de feated．It is dangerous to defeat the safety switches．

5．CAUTION ：If safety switches malfunction，the laser is able to function．
6．CAUTION ：Use of controls，adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure．

## CAUTION Please use enough caution not to see the beam directly or touch it in case of an adjustment or operation check．

VARNING ：Osynlig laserstrålning är denna del är öppnad och spårren är urkopplad．Betrakta ej strålen．

## VARO

 ：Avattaessa ja suojalukitus ohitettaessa olet alttiina näkymättömälle lasersäteilylle．Älä katso säteeseen．ADVARSEL：Usynlig laserstråling ved åbning，når
sikkerhedsafbrydere er ude af funktion．Undgå udsættelse for stråling．
ADVARSEL ：Usynlig laserstråling ved åpning，når sikkerhetsbryteren er avslott．unngå utsettelse for stråling．


| CAUTION | －LASER RADIATION WHEN OPEN． DO NOT STARE INTO BEAM． |
| :---: | :---: |
| ATTENTION | RAYONNEMENT LASER EN CAS DÓUVERTURE． NE PAS REGARDER DANS LEFAISCEAU． |
| VORSICHT | －LASERSTRAHLUNG，WENN ABDECKUNG GE．FFFENET． NCHT IN DEN STRAHL BLCKEN． |
| ADVARSEL | LASERSTR LING VED BNING． SE IKKE INDISTR LEN． |
| ADVARSEL | －LASERSTR LING N RDEKSEL PNES． STIRRIKKE INNISTR LEN． |
| VARNNG | －LASERSTR LNINGN RDENNA DEL R．．PPNAD． STRRA EJINI STR LEN． |
| VARO！ | AVATTAESSA OLET ALTTIINA LASERS TELYLLE． L TUIJOTAS TEESEEN． |
| 注意 | 当打开这里会出现激光，请不要直视激光。 |
|  | ここを開くとレーザー光が出ます。 レーザー光をのぞき込まないでください。 |

## Importance Admistering point on the Safety



| Full Fuse Replacement Marking |
| :---: |
| Graphic symbol mark |
| (This symbol means fast blow type fuse.) |
| should be read as follows ; |
| FUSE CAUTION |
| FOR CONTINUED PROTECTION AGAINST RISK <br> OF FIRE, REPLACE ONLY WITH SAME TYPE <br> AND RATING OF FUSES ; <br> F9991 : 1.6 A / 250 V |

## Marquage Pour Le Remplacement Complet De Fusible

Le symbole graphique (Ce symbole signifie fusible de type á fusion rapide.)

doit être interprété comme suit ;
PRECAUTIONS SUR LES FUSIBLES
POUR UNE PROTECTION CONTINUE CONTRE DES RISQUES D'INCENDIE, REMPLACER SEULEMENT PAR UN FUSIBLE DU MEME TYPE ;

F9991: 1.6 A / 250 V

## Disassembly method <Main body> <br> ■ Removing the top panel(See Fig.1)

1. Remove the eight screws $\mathbf{A}$ by hexagonal driver attaching the top panel.
2.A top panel is lifted up and it is removed.
$\square$ Removing the side panel(See Fig.1)
1.Remove the four screws B by hexagonal driver attaching the side panel.
2.The left side also similarly removes the side panel.
$\square$ Removing the front panel assembly (See Fig.1~5)
*Prior to performing the following procedure, remove the top panel.
1.The bottom of the main body is done up.
2.A minus driver is inserted in the incision part at the center of the bottom, the bar in the interior of the incision part is moved in the direction of the arrow of Figure 2, and the tray is drawn out forward.
2. Hook a which connects the tray covers to the tray is removed by a minus driver etc. , the tray cover is pushed downward, and removes.
3. Remove the six screws $\mathbf{C}$ attaching the front panel assembly.
5.The top of the main body is done up.
4. Remove the eight screws $\mathbf{D}$ attaching the front panel assembly from the upper side of main body.
7.Disconnect the wire from connector CN507 on the main board and CN981 on the power supply board.
5. It comes off when the front panel assembly is drawn out forward.


Fig. 5

## Removing the rear cover(See Fig.6~8)

*Prior to performing the following procedure, remove the top panel.
1.Remove the eighteen screws $\mathbf{E}$ attaching the rear cover from back of the main body.
2.Remove the three screws $\mathbf{F}$ attaching the bottom plate from back of the main body.

3.Solder on the power supply board is removed by three places.(See Fig.8)
4.Remove the two screws $\mathbf{G}$ attaching the AC socket and one screw $\mathbf{G}^{\prime}$ attaching the power supply board.


## Removing the main board(See Fig.8)

*Prior to performing the following procedure, remove the top panel.

1. Remove the four screws $\mathbf{H}$ attaching the main board.
2.Disconnect the connector from CN101,CN103 CN504,CN505,CN501,CN502,CN503,CN506 CN507 on the main board.


## Removing the DVD mechanism assembly

 (See Fig.9~11)*Prior to performing the following procedure, remove the top panel and main board.

1. Remove the four screws I attaching the DVD mechanism assembly cover, and DVD mechanism assembly cover lifted up and it is removed.
2. The bottom of the main body is done up.
3. Remove the four nut $\mathbf{J}$ attaching the DVD mechanism assembly
4.The top of the main body is done up.
4. Remove the four screws $\mathbf{K}$ attaching the DVD mechanism assembly.
6.It is removed while lifting the DVD mechanism assembly backward while noting the card wire.

DVD Mechanism
assembly cover


Fig. 9


## Removing the audio(rear L/R) board

 (See Fig.12~13)*Prior to performing the following procedure, remove the top panel and rear cover.

1. Remove the three screws $\mathbf{L}$ attaching the audio(rear L/R) board.
2. Remove the four screws $\mathbf{M}$ attaching the audio(rear L/R) board from back of the body.
3.Disconnect the card wire from CN761 and connector from CN751 on the audio(rear L/R) board.
4.Disconnect the connector from CN697 on the audio power board.


Fig. 12

Removing the audio(front L/R) board (See Fig.14)
*Prior to performing the following procedure, remove the top panel and rear cover.
1.Remove the audio(rear L/R) board(upper step).
2.Remove the two screws $\mathbf{N}$ of the pillar which supports audio(rear L/R) board(upper step).
3. Remove the two screws $\mathbf{O}$ attaching the audio(front L/R)board(lower step).
4.Disconnect the connector from CN721 and CN722 on the audio signal(front) output terminal.
5.Disconnect the connector from CN695 and CN696 on the DVD audio power board.
6. Disconnect the connector from CN741 on the signal processing board.


Fig. 13


Fig. 14

■ Removing the video signal board(See Fig.15,16)
*Prior to performing the following procedure, remove the top panel and rear cover.
1.Remove the three screws $\mathbf{P}$ attaching the video signal board.
2.Remove the five screws $\mathbf{Q}$ attaching the video signal board from back of the body.
3.Disconnect the connector from CN502 and CN503 on the main board.
4.Disconnect the connector from CN601 on the video signal board.

## Removing the power supply board

 (See Fig.17,18)*Prior to performing the following procedure, remove the top panel, rear cover and video signal board.
1.Remove the two screws $\mathbf{S}$ attaching the power supply board cover and it is remove.
2.Remove the two screws $\mathbf{T}$ of the pillar which supports power supply board cover.
3. Remove the four screws $\mathbf{U}$ attaching the power supply board.
4.Disconnect the connector from CN991 on the power supply board.
5.Disconnect the connector from CN501 and CN506 on the main board.


Fig. 16


Fig. 17 Power supply board cover


Fig. 18

## Removing the signal processing board

(See Fig.19)
*Prior to performing the following procedure, remove the top panel.
1.Remove the four screws $\mathbf{V}$ attaching the signal processing board.
2.Disconnect the connector from CN711 and CN741 on the signal processing board.
*Prior to performing the following procedure, remove the top panel and rear cover.
1.Remove the four screws W attaching the audiopower supply board.
2.Disconnect the connector from CN691,CN692,CN695, CN696,CN697 on the audio-power supply board.
3.The solder(PP691 and PP692) of wire connected with power transformer is removed.

## Removing the power transformer

(See Fig.21)
*Prior to performing the following procedure, remove the top panel.
1.Disconnect the connector from CN691 and CN692 on the audio-power supply board.
2.The solder(PP691 and PP692) of wire connected with power transformer is removed.
3.Remove the four screws $\mathbf{X}$ attaching the power transformer from bottom of the body.

## <ATTENTION>

Please the power transformer must become unstable and put up the main body sideways, and work while supporting the power transformer by one of hands when you remove the screw of the power transformer.


Fig. 19


Fig. 20


## Removing the operation switch board/

## FL and operation switch board(See Fig.22)

1.Remove the front panel assembly.(See Fig.1~5)
2.Remove the ten screws $Y$ attaching the FL and operation switch board.
3.Remove the seven screws $Z$ attaching the operation switch board.


Operation switch board


FL and operation switch board

Fig. 22

## <Removing DVD mechanism unit>

- Removing the clamper base (See Fig.1)
* Remove the top cover.
* Remove the DVD mechanism unit.

1. Remove the two screws $\mathbf{A}$ attaching the clamper base.

Removing the loading tray (See Fig.2~4)

* Remove the clamper base.

1. Turn the up-down cam lever clockwise (in the direction of the arrow in Fig.2) to lower the position of the mechanism.


Fig. 1
2. Manually set the loading tray to the fully-open position.
3. Stretch the tray stoppers on both sides of the loading base outward and pull out the tray.



Fig. 2


Fig. 4
Fig. 3

Removing the traverse mechanism unit (See Fig.5)
*Remove the loading tray.

1. Remove the three screws $\mathbf{B}$ attaching the traverse mechanism unit.

## Protecting the optical pickup

* Solder the flexible ground point on the optical pickup when replacing the pickup or before detaching the mechanism control board. When assembling the unit, remove the solder last.


Fig. 5

* Remove the traverse unit. (Can be detached without detaching the T-mechanism unit.)

1. Remove the two screws $\mathbf{C}$ attaching the mechanism control base from the bottom of the traverse unit.
2. Pull out the CN12 connector and detach the mechanism control board.
3. Remove the card wire from the CN13 connector on the mechanism control board.
4. Pull out the FPC holder from the CN12 connector on the reverse side of the mechanism control board and remove the flexible harness, referring to Fig.7.

ground point)


Fig. 6


## Removing the turntable and spindle motor assembly

 (See Fig.8~9)* Remove the traverse mechanism unit.
* Solder the flexible ground point on the optical pickup. (See Fig.6)
* Remove the mechanism control board.

1. Remove the flexible harness from the feed motor connector on the spindle motor board assembly.
2. Remove the three screws $\mathbf{D}$ attaching the spindle motor from the bottom of the traverse chassis.

## Removing the feed motor unit (See Fig.9)

* Remove the traverse mechanism unit.
* Remove the mechanism control board.


Fig. 8

1. Remove the FPC from the feed motor connector on the turntable spindle motor board.
2. Remove the two screws $\mathbf{E}$ attaching the feed motor unit.

Removing the optical pickup unit (See Fig.9)

* Remove the traverse mechanism unit.
* Remove the mechanism control board.
* Remove the feed motor unit.

1. Remove the screw $\mathbf{F}$ attaching the guide shaft holder at $\mathbf{b}$, then simultaneously remove the guide shaft at B and the optical pickup unit. While doing so, slide the unit horizontally away from the guide shaft at $\mathbf{a}$.


Fig. 9

- Removing the loading mechanism parts (See Fig.10~11)
* Remove the clamper base.
* Remove the disk tray.

1. Turn the lever counterclockwise until it stops (position 1), while pushing the switch lever in the direction of the arrow and pushing up the pawl at a using a screwdriver.
2. Stretch the two pawls at $\mathbf{b}$ outward using a screwdriver and remove the chassis.
3. Turn the lever clockwise (position 2) to remove the up-down cam.
4. Remove the pulley gear and the pulley gear belt after removing the screw $\mathbf{G}$ attaching the pulley gear.
5. Pull out drive gear 2 then drive gear 1 .

## Removing the loading motor board (See Fig.11~12)

* Remove the clamper base.
* Remove the disk tray.

1. Remove the loading belt.
2. Remove the two screws $\mathbf{H}$ attaching the loading motor.
3. Remove the screw at I and the three pawls at $\mathbf{c}$ fixing the loading motor base from the reverse side of the loading base.


Fig. 10


Fig. 11


Fig. 12

## Method of initializing EEPROM and display of jitter value

■ Initializing EEPROM

## Please initialize EEPROM when you exchange Microcomputer(IC401,IC402) and optical pick-up by the undermentioned method.

1. It is confirmed that there is no disk in the tray.
2. The power supply plug is inserted while pushing the PLAY key and the OPEN/CLOSE key to the main body.
3. It is displayed in the FL display part as "TEST JC1".
4. The EX K2 key is pushed.
5. The POWER key is pushed if displayed in the FL display part as "EFP****". (**** is a check sum of device key display.)
6.When normally entering the state of the power standby, initialization is normal and completion.

## Jitter value (We will separately inform of the method of adjusting jitter.)

1. It is confirmed that there is no disk in the tray.
2. The power supply plug is inserted while pushing the PLAY key and the OPEN/CLOSE key to the main body.
3. It is displayed in the FL display part as "TEST JC1".
4. Press the OPEN/CLOSE key to move the tray outward.

Put the test disc (VT-501) on the tray and press OPEN/CLOSE key.
The tray should move inward (NOTE:Don't push to close the tray directly by hand etc,)
5.Keeps pushing SETUP key to remote controller for ten seconds or more.
6. Press the PLAY key of the main body.


## Description of major ICs

ADV7123KST50(IC359):Video DAC


Pin Function (1/2)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- |
| $1 \sim 10$ | G0~G9 | I | Green pixel data input terminal (TTL compatible) |
| 11 | $\overline{\text { BLANK }}$ | I | Composite blank control input terminal (TTL compatible) |
| 12 | $\overline{\text { SYNC }}$ | I | Composite sync control input (TTL compatible) |
| 13 | VAA | - | Analog power supply terminal |
| $14 \sim 23$ | B0~B9 | I | Blue pixel data input terminal (TTL compatible) |
| 24 | CLOCK | I | Clock signal input (TTL compatible) |
| 25,26 | GND | - | Connect to ground |
| 27 | $\overline{\text { IOB }}$ | O | Differential blue current output (high impedance current source) |
| 28 | IOB | O | Blue current output |
| 29,30 | VAA | - | Analog power supply terminal |
| 31 | $\overline{\text { IOG }}$ | O | Differential green current output (high impedance current source) |
| 32 | IOG | O | Green current output |
| 33 | $\overline{\text { IOR }}$ | O | Differential red current output (high impedance current source) |
| 34 | IOR | O | Red current output |
| 35 | COMP | I/O | Compensation pin |
| 36 | VREF | - | Voltage reference input for DAC or voltage reference output (1.235V) |
| 37 | RSET | I | A resistor connected between this pin and ground |
| 38 | $\overline{\text { PSAVE }}$ | I | Power save control pin |
| $39 \sim 48$ | RO~R9 | I | Red pixel data input (TTL compatible) |

■ AN8706FHQ (IC101) : Front end processor
1.Pin layout


## 2.Block diagram


3.Pin function

AN8706FHQ (1/2)

| Pin No. | Symbol | I/O | Functions |
| :---: | :---: | :---: | :---: |
| 1 | LDONB | I | Laser ON (CD Head) terminal |
| 2 | LDONA | 1 | Laser ON (DVD Head) terminal |
| 3 | LPCOA | 0 | Laser drive output terminal |
| 4 | LPC1 | 1 | Laser PIN input terminal |
| 5 | VHARF | O | VHALF voltage output terminal |
| 6 | TGBAL | I | Tangential phase balance control terminal |
| 7 | POFLT | O | Track detection Threshold value level terminal |
| 8 | PTH | I | Track detection Threshold value level terminal |
| 9 | TBAL | 1 | Tracking balance control terminal |
| 10 | TG | O | Tangential phase error signal output terminal |
| 11 | FGCTL | I | Focus amplifier Gain control terminal |
| 12 | FBAL | 1 | Focus balance control terminal |
| 13 | FEOUT | O | Focus error signal output terminal |
| 14 | FEN | 1 | Focus error output amplifier reversing input terminal |
| 15 | VREFL | O | VREFL voltage output terminal |
| 16 | VREFC | O | VREFC voltage output terminal |
| 17 | VREFH | O | VREFH voltage output terminal |
| 18 | PULIN | I | DSL,PLL drawing mode switch terminal |
| 19 | SEN | I | SEN(Cereal data input terminal) |
| 20 | SCK | I | SCK(Cereal data input terminal) |
| 21 | STDI | 1 | STDI(Cereal data input terminal) |
| 22 | STNBY | 1 | Standby mode control terminal |
| 23 | XTRON | 1 | Tracking OFF holding input terminal |
| 24 | MTRON | I | Monitor output ON/OFF switch terminal |
| 25 | ROMRAM | 1 | ROM•RAM switch terminal |
| 26 | RSCL | O | Standard current source terminal |
| 27 | TEI | 1 | Tracking error output Amp reversing input terminal |
| 28 | TEOUT | O | Tracking error signal output terminal |
| 29 | TKCFLT | O | Track count detection filter terminal |
| 30 | TKCNT | 0 | Track count output terminal |
| 31 | VREF1 | O | VREF1 voltage output terminal |
| 32 | GND1 | O | Earth terminal 1 |
| 33 | DBAL | I | Data slice offset adjustment terminal |
| 34 | IDDLY | I | Data slice delay adjustment terminal |
| 35 | VPWOFT | 1 | OFTR detection level setting terminal |
| 36 | VPWBDO | 1 | BDO detection level setting terminal |
| 37 | VREF3 | O | VREF3 voltage output terminal |
| 38 | DCFLT | O | Capacity connection terminal for data slice input filter |
| 39 | FLTOUT | O | Filter amplifier output terminal |
| 40 | DSLO | O | Data slice single data output terminal |
| 41 | DSLFLT | O | Constant filter terminal when data is sliceddelly |
| 42 | DTMONP | O | PLL differential motion 2 making to value edge signal monitor output (+) |
| 43 | DTMONN | O | PLL differential motion 2 making to value edge signal monitor output (-) |
| 44 | VCC4 | 1 | Power terminal 4 (5V) |
| 45 | GND4 | O | Earth terminal 4 |
| 46 | GND5 | O | Earth terminal 5 |
| 47 | RDTN | O | PLL differential motion making to synchronization RF signal reversing output |
| 48 | RDTP | O | PLL differential motion making to synchronization RF signal rotation output |
| 49 | RDCKN | O | PLL differential motion making synchronization clock reversing output |
| 50 | RDCKP | O | PLL differential motion making synchronization clock rotation output |

3.Pin function

AN8706FHQ(2/2)

| Pin No. | Symbol | I/O | Functions |
| :---: | :---: | :---: | :---: |
| 51 | VCC5 | 1 | Power terminal 5 (3.3V) |
| 52 | IDGT | 1 | Data slice part address part gate signal input terminal (For RAM) |
| 53 | DTRD | 1 | Data slice data read signal input terminal(For RAM) |
| 54 | CAPA | 1 | Data slice CAPA(Address)signal input terminal (For RAM) |
| 55 | VCC3 | 1 | Power terminal 3 (5V) |
| 56 | PCPO | 0 | PLL phase gain set terminal |
| 57 | FCPO | 0 | PLL frequency gain set terminal |
| 58 | PLFLT2 | 0 | PLL low region filter terminal |
| 59 | PLFLT | 0 | PLL high region filter terminal |
| 60 | VCOIN | 1 | PLL VCO input terminal |
| 61 | ITDLI | 0 | PLL jitter free current ripple removal filter terminal |
| 62 | FUPDN | 1 | PLL frequency control input terminal |
| 63 | GND3 | 0 | Earth terminal 3 |
| 64 | JITOUT | 0 | Detection signal output of jitter |
| 65 | BDO | 0 | BDO output terminal |
| 66 | OFTR | 0 | OFTR output terminal |
| 67 | BOOST | 1 | Booth control terminal for filter |
| 68 | FC | 1 | FC control terminal for filter |
| 69 | RFENV | 0 | RF envelope output terminal |
| 70 | BOTTOM | 0 | Bottom envelope detection filter terminal |
| 71 | PEAK | 0 | Peak envelope detection filter terminal |
| 72 | AGCG | 0 | AGC amplifier gain control terminal |
| 73 | DCAGC | 0 | AGC amp filter terminal |
| 74 | CSAG | 0 | Sag cancellation circuit filter terminal |
| 75 | CBDOSL | 0 | BDO detection capacitor terminal |
| 76 | CBDOFS | 0 | BDO detection capacitor terminal |
| 77 | RBCA | 0 | BCA detection level setting terminal |
| 78 | TESTSG | 1 | TEST signal input terminal |
| 79 | RFINP | 1 | RF signal positive moving input terminal |
| 80 | RFINN | 1 | RF signal reversing input terminal |
| 81 | VCC2 | 1 | Power terminal 2 (5V) |
| 82 | GND2 | 0 | Earth terminal 2 |
| 83 | VREF2 | 0 | VREF2 voltage output terminal |
| 84 | COFTFS | 0 | OFTR detection capacitor terminal |
| 85 | COFTFL | 0 | OFTR detection capacitor terminal |
| 86 | RFON | 0 | RF signal output terminal P |
| 87 | RFOP | 0 | RF signal output terminal N |
| 88 | TS | 0 | All addition amplifier (DVD) output terminal |
| 89 | DCRF | 0 | All addition amplifier capacitor terminal |
| 90 | FS | 0 | All addition amplifier (CD) output terminal |
| 91 | VIN6 | 1 | Focus input of external division into two terminal |
| 92 | VIN5 | 1 | Focus input of external division into two terminal |
| 93 | VCC1 | 1 | Power terminal 1 (5V) |
| 94 | VIN1 | 1 | External division into four (DVD/CD) RF input terminal 1 |
| 95 | VIN2 | 1 | External division into four (DVD/CD) RF input terminal 2 |
| 96 | VIN3 | 1 | External division into four (DVD/CD) RF input terminal 3 |
| 97 | VIN4 | 1 | External division into four (DVD/CD) RF input terminal 4 |
| 98 | VREF4 | 0 | VREF4 voltage output terminal |
| 99 | DIFP | 0 | RF signal (RAM) output terminal P |
| 100 | DIFN | 0 | RF signal (RAM) output terminal N |

## BA5983FM-X (IC271) : 4CH DRIVER

1.Block diagram

2. Pin function

| Pin No. | Symbol | I/O | Function | Pin No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :--- |
| 1 | BIAS IN | I | Input for Bias-amplifier | 15 | VO4(+) | O | Non inverted output of CH4 |
| 2 | OPIN1(+) | I | Non inverting input for CH1 OP-AMP | 16 | VO4(-) | O | Inverted output of CH4 |
| 3 | OPIN1(-) | I | Inverting input for CH1 OP-AMP | 17 | VO3(+) | O | Non inverted output of CH3 |
| 4 | OPOUT1 | O | Output for CH1 OP-AMP | 18 | VO3(-) | O | Inverted output of CH3 |
| 5 | OPIN2(+) | I | Non inverting input for CH2 OP-AMP | 19 | PowVcc2 | - | Vcc for CH3/4 power block |
| 6 | OPIN2(-) | I | Inverting input for CH2 OP-AMP | 20 | STBY2 | I | Input for Ch4 stand by control |
| 7 | OPOUT2 | O | Output for CH2 OP-AMP | 21 | GND | - | Substrate ground |
| 8 | GND | - | Substrate ground | 22 | OPOUT3 | O | Output for CH3 OP-AMP |
| 9 | STBY1 | I | Input for CH1/2/3 stand by control | 23 | OPIN3(-) | I | Inverting input for CH3 OP-AMP |
| 10 | PowVcc1 | - | Vcc for CH1/2 power block | 24 | OPIN3(+) | I | Non inverting input for CH3 OP-AMP |
| 11 | VO2(-) | O | Inverted output of CH2 | 25 | OPOUT4 | O | Output for CH4 OP-AMP |
| 12 | VO2(+) | O | Non inverted output of CH2 | 26 | OPIN4(-) | I | Inverting input for CH4 OP-AMP |
| 13 | VO1(-) | O | Inverted output of CH1 | 27 | OPIN4(+) | I | Non inverting input for CH4 OP-AMP |
| 14 | VO1(+) | O | Non inverted output of CH1 | 28 | PreVcc | - | Vcc for pre block |

IS61LV256-12T(IC163,IC164,IC165,IC173):32k X 8 Low voltage CMOS Static RAM
1.Pin layout

| $\overline{\text { OE }} \square$ | 22 | 21 | A10 |
| :---: | :---: | :---: | :---: |
| A11 | 23 | 20 | $\overline{C E}$ |
| A9 | 24 | 19 | I/O7 |
| A8 | 25 | 18 | 1/06 |
| A13 | 26 | 17 | I/O5 |
| WE | 26 | 16 | $\square \mathrm{I} / \mathrm{O} 4$ |
| VCC | 28 | 15 | $\square 1 / \mathrm{O} 3$ |
| A14 | 1 | 14 | GND |
| A12 | 2 | 13 | I/O2 |
| A7 | 3 | 12 | $\square 1 / 01$ |
| A6 | 4 | 11 | $\square 1 / 00$ |
| A5 | 5 | 10 | AO |
| A4 | 6 | 9 | A1 |
| A3 | 7 | 8 | A2 |

2.Block diagram

3.Pin function

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- |
| 1 | A14 | I | Address input |
| 2 | A12 | I | Address input |
| $3 \sim 10$ | A7~A0 | I | Address input |
| $11 \sim 13$ | I/O0~//O2 | I/O | Data I/O |
| 14 | GND | - | Connects with the ground |
| $15 \sim 19$ | I/O3~/O7 | I/O | Data I/O |
| 20 | $\overline{\text { CE }}$ | I | Chip enable input |
| 21 | A10 | I | Address input |
| 22 | $\overline{\text { OE }}$ | I | Output enable input |
| 23 | A11 | I | Address input |
| 24,25 | A9,A8 | I | Address input |
| 26 | A13 | I | Address input |
| 27 | $\overline{\text { WE }}$ | I | Write enable input |
| 28 | VCC | - | Power supply terminal |

$\square$ JCE8011(IC551):Graphic controller

| Pin No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| $1 \sim 8$ | VDO~7 | I | DVD Image signal input (Multi plex data Y,Cr,Cb) |
| 9 | VCLKI | I | Dot clock signal input (27MHz) |
| 10 | HSYNCI | I | The horizontal synchronous signal input |
| 11 | VSYNCI | I | Vertical synchronous signal input |
| 12 | VCC | - | Power supply |
| 13 | VCLKO | O | Dot clock signal output (27MHz) |
| 14 | HSYNCO | O | 'H' blanking output |
| 15 | VSYNCO | O | 'V' blanking output |
| $16 \sim 23$ | DOUT0~7 | O | Digital data output |
| 24 | TEST | - | Test terminal (Uses as GND usually) |
| 25 | RESETB | I | System reset signal |
| 26 | GND | - | Connect to GND |
| 27 | NTB | I | Mode switching NTSC(low) / PAL(high) |
| 28 | DTSF0 | I | Taking timing shift of VD input |
| 29 | DTSF1 | I | Taking timing shift of VD input |
| 30 | VIDEG | I | Taking edge specification of VD input (0:up, 1:down) |
| 31 | DOSF0 | I | Timing shift input of output data |
| 32 | DOSF1 | I | Timing shift input of output data |
| 33 | XVRST | O | Non connect |
| 34 | F1 | O | Field Identification signal output |
| 35 | HBL | O | 'H' blanking output |
| 36 | VBL | O | 'V' blanking output |
| 37 | VOEDG | I | Output timing setting of DOUT (0:up , 1:down) |
| 38 | VCC | - | Power supply |
| $39 \sim 46$ | FRD7~0 | I | Field memory read data input |
| 47 | GND | - | Connect to GND |
| 48 | FRCK | O | Field memory read clock |
| 49 | FWCK | O | Field memory write clock |
| 50 | FREB | O | Field memory read enable |
| 51 | FWEB | O | Field memory write enable |
| 52 | FRRSTB | O | Field memory read address reset |
| 53 | FWRSTB | O | Field memory write address reset |
| $54 \sim 61$ | FWD7~0 | O | Field memory write data output |
| 62 | VCC | - | Power supply |
| $63 \sim 70$ | CHD7~0 | I | Character ROM data |
| 71 | GND | - | Connect to GND |
| 72 | CHOEB | O | Character ROM output enable |
| $73 \sim 82$ | CHA19~10 | O | Character ROM address output |
| 83 | VCC | - | Power supply |
| $84 \sim 93$ | CHA9~0 | O | Character ROM address output |
| 94 | GND | - | Connect to GND |
| 95 | ACK | O |  |
| 96 | CS1B | I | Serial data chip select for graphic control |
| 97 | CS2B | I | Serial data chip select for encoder control |
| 98 | SCK | I | Serial clock input |
| 99 | RXD | I | Serial input data |
| 100 | TXD | O | Serial output data |
|  |  |  |  |
| 10 |  |  |  |

## JCV8005-2(IC471):CPPM

1.Pin layout

| $80 \sim 51$ |  |  |
| :---: | :---: | :---: |
| 81 |  | 50 |
| 2 |  | 2 |
| 100 |  | 31 |
|  |  |  |

2.Pin function

JCV8005-2 1/2

| Pin No. | Symbol | I/O | Description |
| :---: | :---: | :---: | :---: |
| 1 | VDD | - | Power supply |
| 2 | GND | - | Connect to ground |
| 3~10 | HDATAO~7 | I/O | Data input/output terminal (both by 8 bits) |
| 11 | VDD | - | Power supply |
| 12 | GND | - | Connect to ground |
| 13~20 | HADDR0~7 | 1 | 8 bit address bus to internal address (connect to host) |
| 21 | VDD | - | Power supply |
| 22 | GND | - | Connect to ground |
| 23 | NCS | 1 | Chip select signal from host |
| 24 | NRD | 1 | Data read signal from host |
| 25 | NWR | 1 | Data write signal from host |
| 26 | NIRQ | 0 | Interrupt of request to host |
| 27 | WAIT | O | Wait demand to host |
| 28 | NRESET | I | Reset signal from host |
| 29 | VDD | - | Power supply |
| 30 | GND | - | Connect to ground |
| 31 | VDD | - | Power supply |
| 32 | GND | - | Connect to ground |
| 33~36 | STD7~4_OUT | 0 | Data output to DVD decoder (8 bits) |
| 37 | GND | - | Connect to ground |
| 38~41 | STD3~0_OUT | O | Data output to DVD decoder (8 bits) |
| 42 | VDD | - | Power supply |
| 43 | GND | - | Connect to ground |
| 44 | REQ_IN | I | Request signal for forwarding control by decoder |
| 45 | DACK_OUT | 0 | Output signal to decoder which shows effective data |
| 46 | STCLK_OUT | 0 | Data strobe signal to decoder |
| 47 | SYNC_OUT | 0 | Sector sink signal to decoder |
| 48 | STERROUT | - | Non connect |
| 49 | VDD | - | Power supply |
| 50 | GND | - | Connect to ground |
| 51 | VDD | - | Power supply |
| 52 | GND | - | Connect to ground |
| 53 | NG_RD | 1 | Glue logic input signal from host |
| 54 | NG_WR | I | Glue logic input signal from host |
| 55 | G_WITODC | I | Glue logic input signal from front end |
| 56 | G_CSDEC | I | Glue logic input signal from host |
| 57 | G_WITDEC | I | Glue logic input signal from decoder |
| 58 | VDD | - | Power supply |

2.Pin function

JCV8005-2 2/2

| Pin No. | Symbol | I/O | Description |
| :---: | :---: | :---: | :---: |
| 59 | GND | - | Connect to ground |
| 60 | WAIT1 | O | Glue logic output signal to host |
| 61 | WAIT2 | - | Non connect |
| 62 | WAITIN | I | Glue logic input signal (connect to 27 pin) |
| 63 | VDD | - | Power supply |
| 64 | GND | - | Connect to ground |
| 65 | TEST_IN | 1 | Connect to ground |
| 66,67 | NC | - | Non connect |
| 68 | VDD | - | Power supply |
| 69 | GND | - | Connect to ground |
| 70 | CLKOCTL | I | Input terminal for crystal-oscillator circuit on/off control |
| 71 | NC | - | Non connect |
| 72 | OSCl | I | Crystal oscillation terminal (input side) |
| 73 | OSCO | 0 | Crystal oscillation terminal (output side) |
| 74 | NC | - | Non connect |
| 75 | VDD | - | Power supply |
| 76 | GND | - | Connect to ground |
| 77 | 330UT | 0 | Oscillation output terminal |
| 78 | 16OUT | 0 | Oscillation output terminal |
| 79 | VDD | - | Power supply |
| 80 | GND | - | Connect to ground |
| 81 | VDD | - | Power supply |
| 82 | GND | - | Connect to ground |
| 83 | STERR_IN | I | Presence of data error from front end |
| 84 | SYNC_IN | 1 | Sector sink signal from front end |
| 85 | STCLK_IN | 1 | Data clock signal from front end |
| 86 | DACK_IN | 1 | Signal which shows effective data from front end |
| 87 | REQ_OUT | 0 | Request signal for forwarding control to front end |
| 88 | VDD | - | Power supply |
| 89 | GND | - | Connect to ground |
| 90~93 | STDO~3_IN | I | Data input from front end (8 bits) |
| 94 | GND | - | Connect to ground |
| 95~98 | STD4~7_IN | 1 | Data input from front end (8 bits) |
| 99 | VDD | - | Power supply |
| 100 | GND | - | Connect to ground |

## M27C1602CZ(IC402,IC553):16M ROM

1.Pin layout

| WE | 1 | 44 | WP |
| :---: | :---: | :---: | :---: |
| A19 | 2 | 43 | A20 |
| A18 | 3 | 42 | A9 |
| A8 | 4 | 41 | A10 |
| A7 | 5 | 40 | A11 |
| A6 | 6 | 39 | A12 |
| A5 | 7 | 38 | A13 |
| A4 | 8 | 37 | A14 |
| А3 | 9 | 36 | A15 |
| A2 | 10 | 35 | A16 |
| A1 | 11 | 34 | A17 |
| CE | 12 | 33 | BYTE |
| VSS | 13 | 32 | VSS |
| OE | 14 | 31 | A0 |
| D0 | 15 | 30 | D7 |
| D8 | 16 | 29 | D14 |
| D1 | 17 | 28 | D6 |
| D9 | 18 | 27 | D13 |
| D2 | 19 | 26 | D5 |
| D10 | 20 | 25 | D12 |
| D3 | 21 | 24 | D4 |
| D11 | 22 | 23 | VCC |

2.Pin function

| Pin No. | Symbol | I/O | Function | Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :--- |
| 1 | WE | I | Write enable | 23 | VCC | - | Power supply +3.3 V |
| 2 | A19 | I | Address bus 19 | 24 | D4 | O | Data bus 4 |
| 3 | A18 | I | Address bus 18 | 25 | D12 | O | Data bus 12 |
| 4 | A8 | I | Address bus 8 | 26 | D5 | O | Data bus 5 |
| 5 | A7 | I | Address bus 7 | 27 | D13 | O | Data bus 13 |
| 6 | A6 | I | Address bus 6 | 28 | D6 | O | Data bus 6 |
| 7 | A5 | I | Address bus 5 | 29 | D14 | O | Data bus 14 |
| 8 | A4 | I | Address bus 4 | 30 | D7 | O | Data bus 7 |
| 9 | A3 | I | Address bus 3 | 31 | A0 | I | Address bus 0 |
| 10 | A2 | I | Address bus 2 | 32 | VSS | - | Connect to GND |
| 11 | A1 | I | Address bus 1 | 33 | BYTE | I | Data width selection input |
| 12 | CE | I | Chip enable | 34 | A17 | I | Address bus 17 |
| 13 | VSS | - | Connect to GND | 35 | A16 | I | Address bus 16 |
| 14 | OE | I | Output enable | 36 | A15 | I | Address bus 15 |
| 15 | D0 | O | Data bus 0 | 37 | A14 | I | Address bus 14 |
| 16 | D8 | O | Data bus 8 | 38 | A13 | I | Address bus 13 |
| 17 | D1 | O | Data bus 1 | 39 | A12 | I | Address bus 12 |
| 18 | D9 | O | Data bus 9 | 40 | A11 | I | Address bus 11 |
| 19 | D2 | O | Data bus 2 | 41 | A10 | I | Address bus 10 |
| 20 | D10 | O | Data bus 10 | 42 | A9 | I | Address bus 9 |
| 21 | D3 | O | Data bus 3 | 43 | A20 | I | Address bus 20 |
| 22 | D11 | O | Data bus 11 | 44 | WP | - | Non connect |

## ■ M30622EC-FP(IC451):System controller

1.Pin layout

| $100 \sim 81$ |  |  |
| :---: | :---: | ---: |
| 1 |  | 80 |
| 2 |  | 2 |
| 30 |  | 51 |
| $31 \sim 50$ |  |  |

2.Key Matrix

|  | KEY IN 0 | KEY IN 1 | KEY IN 2 |
| :---: | :---: | :---: | :---: |
| KEY OUT 0 | POWER | K2 | DISPLAY OFF |
| KEY OUT 1 | OPEN/CLOSE | STOP | PAUSE |
| KEY OUT 2 | K4 | PLAY |  |

3.Pin Function (1/2)

| Pin No. | Symbol | I/O | Function | Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FLDAT | 0 | FL driver data output | 34 | CPURST | 0 | CPU Reset signal output |
| 2 | FLSCK | 0 | FL driver clock output | 35 | S2UDT | O | Communication data output |
| 3 | CS4 | 0 | VFPIC chip select output |  |  |  | for unit micon |
| 4 | VLINEOFF | 0 | Video line OFF control | 36 | U2SDT | 1 | Communication data input |
| 5 | EEPEI | 1 | EEPROM set data input |  |  |  | From unit micon |
| 6 | EEPEO | 0 | EEPROM set data output | 37 | SCLK | 1 | System clock signal input |
| 7 | EECK | 0 | EEPROM clock signal output | 38 | DSPRST | 0 | Reset signal output for DSP |
| 8 | GND |  | Connect to ground | 39 | BANK | 0 | OSDROM switch output |
| 9 | GND |  | Connect to ground | 40 | ACK | 1 | OSD active input |
| 10 | EECS | 0 | EEPROM chip select | 41 | TRAYOUT | O | Tray open detection signal |
| 11 | POWERON | 0 | Power on signal output | 42 | OSDCS1 | 0 | OSD Chip select |
| 12 | RESET | 1 | Reset signal input | 43 | OSDCS3 | 0 | Encoder Chip select |
| 13 | XOUT | 0 | Clock signal output | 44 | ENCDRST | O | Encoder reset |
| 14 | VSS |  | Connect to ground | 45 | K2RESET | O | K2 Reset signal output |
| 15 | XIN | 1 | Clock signal input | 46 | VS1 | 0 | S1 Switch output |
| 16 | VCC | - | Power supply +5V | 47 | VCD | O | Video mode switch output |
| 17 | NMI | - | Non connect | 48 | MULTI/2CH | - | Non connect |
| 18 | REQ | 1 | Request signal input | 49 | 96K/48K |  | Non connect |
| 19 | REMO | 1 | Remote control signal input | 50 | DDCLK | O | Clock signal output for DAC |
| 20 | VSYNC | 1 | Video sync input | 51 | DDDATA | 0 | Data output for DAC |
| 21 | TRAYIN | 1 | Tray close detection signal | 52 | DDCS1 | 0 | Chip select output for front CH |
| 22 | BUSY | 0 | Busy signal output | 53 | DDCS2 | O | Chip select output for rear CH |
| 23 | SS1 | 0 | Selection output for DSP1 | 54 | K2ONOFF | O | K2 power control output |
| 24 | SS2 | 0 | Selection output for DSP2 | 55 | 192K/48K | O | Switch output of front CH Ipffc |
| 25 | HREQ1 | 1 | Request signal input for DSP1 | 56 | GAINSL | 0 | Gain switch output of rear Lch |
| 26 | HREQ2 | 1 | Request signal input for DSP2 | 57 | GAINSR | 0 | Gain switch output of rear Rch |
| 27 | OSDCS2 | 0 | OSD Chip select signal | 58 | GAINNC | 0 | Gain switch output of center CH |
| 28 | OSDCK | 0 | OSD Clock signal | 59 | GAINLFE | O | Gain switch output of LFE CH |
| 29 | OSDDI | I | OSD Data input | 60 | MLPSEL2 | 0 | Master clock switch output of DSP |
| 30 | OSDDO | 0 | OSD Data output | 61 | MLPSEL1 | O | Master clock switch output of DSP |
| 31 | MDSPOUT | O | Data output for DSP | 62 | VCC | - | Power supply +5V |
| 32 | MDSPIN | 1 | Data input for DSP | 63 | MLPSELO | O | Master clock switch output of DSP |
| 33 | MDSPCK | 0 | Clock signal output for DSP | 64 | VSS | - | Connect to ground |

3.Pin Function (2/2)

M30622EC-FP

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 65 | K2LATCH | 0 | Latch output for K2 |
| 66 | PLLSEL1 | 0 | Switch output for PLL |
| 67 | PLLSEL0 | 0 | Switch output for PLL |
| 68 | LMUTE | 0 | Sub woofer mute output |
| 69 | CMUTE | 0 | Center mute output |
| 70 | SMUTE | 0 | Surround mute output |
| 71 | FMUTE | 0 | Front mute output |
| 72 | K2SCK | 0 | Clock signal output for K2 |
| 73 | K2DATA | 0 | Data output for K2 |
| 74 | K2CS | 0 | Chip select output to K2 |
| 75 | FLCS | 0 | Chip select output for FL driver |
| 76 | FLPOR | 0 | Reset signal output for FL driver |
| 77 | STANDBYIND | 0 | STANDBY indicator control signal output |
| 78 | AUDIOIND | 0 | AUDIO indicator control signal output |
| 79 | PROGSCL | 0 | Clock signal output for progressive |
| 80 | PROGSDA | 0 | Data output for progressive |
| 81 | PROGPWA | 0 | ON/OFF output for progressive |
| 82 | PROGRST | 0 | Reset signal output for progressive |
| 83 | D60P601 | 0 | D terminal control signal output |
| 84 | DOUT1 | 0 | D terminal aspect ratio output |
| 85 | DOUT2 | 0 | D terminal aspect ratio output |
| 86 | KEYO2 | 0 | Key matrix output 2 |
| 87 | KEYO1 | 0 | Key matrix output 1 |
| 88 | KEYOO | 0 | Key matrix output 0 |
| 89 | KEYI2 | 1 | Key matrix input 2 |
| 90 | KEYI1 | I | Key matrix input 1 |
| 91 | KEYIO | I | Key matrix input 0 |
| 92 | DEVIDE-MCK | 0 | Clock control output for DSP |
| 93 | AICCTRL | 0 | Clock control output for DSP |
| 94 | IECZIVA | 0 | Digital output control signal output |
| 95 | IECDSP | 0 | Digital output control signal output |
| 96 | AVSS | - | Connect to ground |
| 97 | VDFF | 0 | Control signal output for video power |
| 98 | VREF | I | Internal AD reference input |
| 99 | AVCC | - | Power supply +5V |
| 100 | GND | - | Connect to ground |

## M66004SP(IC802):FL DRIVER

1.Block diagram

2.Pin function

| Pin.No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 1 | D11 | - | Non connect |
| $2 \sim 12$ | D10~D0 | O | FL digit control signal output. |
| 13 | POR | I | FL Driver chip select. |
| 14 | CS | I | Chip select signal input. |
| 15 | SCK | I | Shift clock signal input. |
| 16 | SDATA | I | Serial data input. |
| 17 | FLOFFIND | O | Indicator control signal output. |
| 18 | K2IND | O | Indicator control signal output. |
| 19 | VCC1 | - | Power supply for internal logic. |
| 20 | XOUT | O | Clock signal output. |
| 21 | XIN | I | Clock signal input. |
| 22 | VSS | - | Connect to GND. |
| 23 | S35 | - | Non connect. |
| $24 \sim 31$ | S34~S27 | O | FL Segment control signal output. |
| 32 | VP | - | Power supply. |
| $33 \sim 59$ | S26~S0 | O | FL Segment control signal output. |
| 60 | VCC2 | - | Power supply for grid output and segment output. |
| $61 \sim 64$ | D15~D12 | - | Non connect |

MBM29LV2TC9TN(IC357):2Mbit Flash memory
1.Pin layout

3.Block diagram


## MC44724AVFU (IC554) : VIDEO ENCODER


3.Pin function

| No. | Symbol | I/O | Function | No. | Symbol | 1/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CVBS/Cb/B1 | 0 | Analog composite drive signal (+) | 33 | SO | - | Non connect |
| 2 | CVBS/Cb/B1 | 0 | Analog composite drive signal (-) | 34 | SDA/SI | 1 | SPI Mode : Serial data input |
| 3 | CVBS/Cb/B1Vdd | - | Power supply for CVBS/Cb/B DAC1 | 35 | SCL/SCK | 1 | Serial clock input |
| 4 | Y/G1 | 0 | Analog brightness signal/G drive signal (+) | 36 | SEL | 1 | Power supply for serial data,chip select,digital |
| 5 | Y/G1 | 0 | Analog brightness signal/G drive signal (-) | 37 | DVdd | -- | Power supply for digital circuit |
| 6 | Y/G1/Vdd | - | Power supply for Y/G DAC | 38 | DVss | -- | Digital ground |
| 7 | C/Cr/R1 | 0 | Analog chroma signal (+) | 39 | DVIN7 | I/O | Y data input / test data 1/O |
| 8 | C/Cr/R1 | 0 | Analog chroma signal (-) | 40 | DVIN6 | I/O | Y data input / test data I/O |
| 9 | C/Cr/R1Vdd | - | Power supply for C/Cr/RDAC | 41 | DVIN5 | I/O | Y data input / test data I/O |
| 10 | DAVss | - | Connect to ground for DAC | 42 | DVIN4 | I/O | Y data input / test data I/O |
| 11 | TBIAS1 | 0 | Standard BIAS for DAC1 | 43 | DVIN3 | I/O | Y data input / test data I/O |
| 12 | Vref1 | - | Standard voltage for DAC1 | 44 | DVIN2 | I/O | Y data input / test data I/O |
| 13 | DAVdd | - | Power supply for DAC | 45 | DVIN1 | I/O | Y data input / test data I/O |
| 14 | Vref2 | - | Standard voltage for DAC2 | 46 | DVINO | I/O | Y data input / test data I/O |
| 15 | TBIAS2 | 0 | Standard BIAS for DAC2 | 47 | TVIN | 1 | VIDEO mute on Reset(0:nomal, 1:mute) |
| 16 | NC | - | Non connect | 48 | EXT | 1/O | Frame output / VBI information input |
| 17 | CVBS/Cb/B2 | 0 | Analog composite drive signal (+) | 49 | F/Vsyac | 1/O | Frame / Vertical, synchronous I/O |
| 18 | CVBS/Cb/B2 | 0 | Analog composite drive signal (-) | 50 | Chsyac | 1/O | The horizontal, synchronous I/O |
| 19 | CVBS/Cb/B2Vdd | - | Power supply for CVBS/Cb/B DAC2 | 51 | DATST | 1 | Data input |
| 20 | Y/G2 | 0 | Analog brightness signal/G drive signal (+) | 52 | TP8 | 1/O | Multiplex data input |
| 21 | Y/G2 | 0 | Analog brightness signal/G drive signal (-) | 53 | TP7 | I/O | Multiplex data input |
| 22 | Y/GVdd | - | Power supply for Y/G DAC | 54 | TP6 | I/O | Multiplex data input |
| 23 | C/Cr/R2 | 0 | Analog chroma signal (+) | 55 | TP5 | I/O | Multiplex data input |
| 24 | C/Cr/R2 | 0 | Analog chroma signal (-) | 56 | DVss | - | Ground for digital circuit |
| 25 | C/Cr/R2Vdd | - | Power supply for C/Cr/RDAC2 | 57 | DVdd | - | Power supply for digital circuit |
| 26 | ChipA | - | Chip address selection | 58 | TP4 | I/O | Data input / Test data I/O |
| 27 | TEST | 1 | Connect to test pin | 59 | TP3 | I/O | Data input / Test data I/O |
| 28 | DVdd | - | Digital ground | 60 | TP2 | I/O | Data input / Test data I/O |
| 29 | CLOCK | 1 | Clock signal input (27MHz) | 61 | TP1 | I/O | Data input / Test data I/O |
| 30 | DVss | - | Power supply for digital circuit | 62 | TPO | I/O | Data input / Test data I/O |
| 31 | Reset | 1 | Reset signal input L:ON | 63 | DLVdd | - | Power supply for D/A converter |
| 32 | PAL/NTSC | 1 | Selection NTSC/PAL NTSC:L PAL:H | 64 | DLVss | - | Ground for D/A converter |

MN102LP25G(IC401):UNIT CPU

| Pin No. | Symbol | I/O | Function | Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | WAIT | 1 | Micon wait signal input | 51 | SWCLOSE | 1 | Detection switch of tray close |
| 2 | RE | O | Read enable | 52 | SWOPEN | 1 | Detection switch of tray open |
| 3 | MUTE | O | Driver mute | 53 | ADSCEN | O | Serial enable signal for ADSC |
| 4 | WEM | O | Write enable | 54 | VDD | - | Non connect |
| 5 | CS0 | O | Non connect | 55 | EFPEN | O | Serial enable signal for FEP |
| 6 | CS1 | O | Chip select for ODC | 56 | SLEEP | O | Standby signal for FEP |
| 7 | CS2 | O | Chip select for ZIVA | 57 | BUSY | 1 | Communication busy |
| 8 | CS3 | O | Chip select for outer ROM | 58 | REQ | O | Communication Request |
| 9 | TCLOSE | O | Tray close signal output | 59 | CIRCEN | O | Serial I/F chip selection |
| 10 | TOPEN | O | Tray open signal output | 60 | TEHC | O | To front end processor |
| 11 | LSIRST | 1 | LSI reset | 61 | VSS | - | Power supply |
| 12 | WORD | O | Bus selection input | 62 | EECS | O | Chip select signal for EEPROM |
| 13 | A0 | O | Address bus 0 for CPU | 63 | EECK | O | Clock signal for EEPROM |
| 14 | A1 | O | Address bus 1 for CPU | 64 | EEDI | 1 | Input data for EEPROM |
| 15 | A2 | O | Address bus 2 for CPU | 65 | EEDO | O | Output data for EEPROM |
| 16 | A3 | O | Address bus 3 for CPU | 66 | VDD | - | Power supply |
| 17 | VDD | - | Power supply | 67 | SCLK0 | 1 | Communication clock |
| 18 | SYSCLK | O | System clock signal output | 68 | S2UDT | I | Communication input data |
| 19 | VSS | - | Power supply | 69 | S2SDT | O | Communication output data |
| 20 | XI | - | Non connect | 70 | CPSCK | O | Clock for ADSC serial |
| 21 | XO | - | Non connect | 71 | SDIN | 1 | ADSC serial data input |
| 22 | VDD | - | Power supply | 72 | SDOUT | 0 | ADSC serial data output |
| 23 | OSCI | 1 | Clock signal input(13.5MHz) | 73 | - | - | Non connect |
| 24 | OSCO | - | Non connect | 74 | - | - | Non connect |
| 25 | MODE | 1 | CPU Mode selection input | 75 | NMI | - | Non connect |
| 26 | A4 | O | Address bus 4 for CPU | 76 | ADSCIRQ | 1 | Interrupt input of ADSC |
| 27 | A5 | O | Address bus 5 for CPU | 77 | ODCIRQ | I | Interrupt input of ODC |
| 28 | A6 | O | Address bus 6 for CPU | 78 | DECIRQ | 1 | Interrupt input of ZIVA |
| 29 | A7 | O | Address bus 7 for CPU | 79 | CSSIRQ | O |  |
| 30 | A8 | O | Address bus 8 for CPU | 80 | ODCIRQ2 | 1 | Non connect |
| 31 | A9 | O | Address bus 9 for CPU | 81 | ADSEP | 1 | Address data selection input |
| 32 | A10 | O | Address bus 10 for CPU | 82 | RST | I | Reset input |
| 33 | A11 | O | Address bus 11 for CPU | 83 | VDD | - | Power supply |
| 34 | VDD | - | Power supply | 84 | TEST1 | 1 | Test signal 1 input |
| 35 | A12 | O | Address bus 12 for CPU | 85 | TEST2 | 1 | Test signal 2 input |
| 36 | A13 | O | Address bus 13 for CPU | 86 | TEST3 | 1 | Test signal 3 input |
| 37 | A14 | O | Address bus 14 for CPU | 87 | TEST4 | 1 | Test signal 4 input |
| 38 | A15 | O | Address bus 15 for CPU | 88 | TEST5 | 1 | Test signal 5 input |
| 39 | A16 | O | Address bus 16 for CPU | 89 | TEST6 | 1 | Test signal 6 input |
| 40 | A17 | O | Address bus 17 for CPU | 90 | TEST7 | 1 | Test signal 7 input |
| 41 | A18 | O | Address bus 18 for CPU | 91 | TEST8 | 1 | Test signal 8 input |
| 42 | A19 | O | Address bus 19 for CPU | 92 | VSS | - | Power supply |
| 43 | VSS | - | Power supply | 93 | D0 | I/O | Data bus 0 of CPU |
| 44 | A20 | O | Address bus 20 for CPU | 94 | D1 | I/O | Data bus 1 of CPU |
| 45 | TXSEL | - | TX Select signal | 95 | D2 | I/O | Data bus 2 of CPU |
| 46 | TMPSN | - | Connect to ground | 96 | D3 | I/O | Data bus 3 of CPU |
| 47 | ADPD | - | Non connect | 97 | D4 | I/O | Data bus 4 of CPU |
| 48 | - | - | Non connect | 98 | D5 | I/O | Data bus 5 of CPU |
| 49 | - | - | Non connect | 99 | D6 | I/O | Data bus 6 of CPU |
| 50 | TRVSW | 1 | Detection switch of traverse inside | 100 | D7 | I/O | Data bus 7 of CPU |

MN103007BGA (IC301) : Optical disc controller
1.Pin layout

2.Block diagram

3.Pin function

MN103007BGA(1/2)

| Pin NO. | Symbol | I/O | Function | Pin NO. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | HDD15 | I/O | ATAPI data | 48 | CPUADR8 | 1 | System control address |
| 2 | HDD0 | I/O | ATAPI data | 49 | CPUADR7 | 1 | System control address |
| 3 | HDD14 | I/O | ATAPI data | 50 | CPUADR6 | 1 | System control address |
| 4 | 5VDD |  |  | 51 | CPUADR5 | 1 | System control address |
| 5 | HDD1 | I/O | ATAPI data | 52 | CPUADR4 | 1 | System control address |
| 6 | HDD13 | I/O | ATAPI data | 53 | CPUADR3 | 1 | System control address |
| 7 | HDD2 | I/O | ATAPI data | 54 | CPUADR2 | 1 | System control address |
| 8 | VSS |  |  | 55 | CPUADR1 | 1 | System control address |
| 9 | HDD12 | I/O | ATAPI data | 56 | VSS |  | GND |
| 10 | VDD |  |  | 57 | CPUADR0 | 1 | System control address |
| 11 | HDD3 | I/O | ATAPI data | 58 | NCS | 1 | System control chip selection |
| 12 | HDD11 | I/O | ATAPI data | 59 | NWR | 1 | System control wright |
| 13 | HDD4 | I/O | ATAPI data | 60 | NRD | 1 | System control lead |
| 14 | HDD10 | I/O | ATAPI data | 61 | VDD |  | Apply 3V |
| 15 | 5VDD |  |  | 62 | CPUDT7 |  | System control data |
| 16 | HDD5 | I/O | ATAPI data | 63 | CPUDT6 |  | System control data |
| 17 | HDD9 | I/O | ATAPI data | 64 | PVPPDRAM | O | $\mathrm{C}=10000 \mathrm{PF}$ is connected |
| 18 | VSS |  |  |  |  |  | between VSS |
| 19 | HDD6 | I/O | ATAPI data | 65 | PTESTDRAM | 1 | VSS connected |
| 20 | HDD8 | I/O | ATAPI data | 66 | OVDDDRAM |  |  |
| 21 | HDD7 | I/O | ATAPI data | 67 | PVSSDRAM |  |  |
| 22 | 5VDD |  |  | 68 | CPUDT5 |  | System control data |
| 23 | NRESET | 1 | ATAPI reset | 69 | CPUDT4 |  | System control data |
| 24 | MASTER | I/O | ATAPI master / slave selection | 70 | CPUDT3 |  | System control data |
| 25 | NINTO | 0 | System control interruption 0 | 71 | VSS |  | GND |
| 26 | NINT1 | 0 | System control interruption 1 | 72 | CPUDT2 |  | System control data |
| 27 | WAITODC | 0 | System control weight control | 73 | CPUDT1 | 1/O | System control data |
| 28 | NMRST | O | System control reset | 74 | CPUDT0 | I/O | System control data |
| 29 | DASPST | 1 | DASP signal initializing | 75 | CLKOUT1 | O | 16.9/11.2/8.45MHz clock |
| 30 | VDD |  |  | 76 | VDD | - | Apply 3V |
| 31 | OSCO2 | I,O | VSS connection,OPEN | 77 | TEHLD | O | Mirror gate |
| 32 | OSCI2 | I,O | VSS connection, OPEN | 78 | DTRO | O | Data part frequency control |
| 33 | UATASEL | I | VSS connection |  |  |  | switch |
| 34 | VSS |  |  | 79 | IDGT | O | Part CAPA switch |
| 35 | PVSSDRAM |  |  | 80 | BDO | I | RF dropout / BCA data of |
| 36 | PVDODRAM |  |  |  |  |  | making to binary |
| 37 | CPUADR17 | 1 | System control address | 81 | CPDET2 | 1 | Outer side CAPA detection |
| 38 | CPUADR18 | 1 | System control address | 82 | CPDET1 | I | Side of surroundings on inside |
| 39 | VSS |  |  | 83 | VSS |  | GND |
| 40 | CPUADR15 | 1 | System control address | 84 | MMOD | 1 | VSS connected |
| 41 | CPUADR14 | I | System control address | 85 | NRST | 1 | System reset |
| 42 | CPUADR13 | 1 | System control address | 86 | VDD | - | Apply 3V |
| 43 | CPUADR12 | 1 | System control address | 87 | CLKOUT2 | 0 | 16.9MHz clock |
| 44 | VDD |  |  | 88 | PLLOK | 0 | Frame mark detection |
| 45 | CPUADR11 | 1 | System control address | 89 | IDOHOLD | 0 | ID gate for tracking holding |
| 46 | CPUADR10 | I | System control address | 90 | JMPINH | O | Jump prohibition |
| 47 | CPUADR9 | 1 | System control address |  |  |  |  |


| 3. | tion |  |  |  |  |  | MN103007BGA(2/2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin NO. | Symbol | I/O | Function | Pin NO. | Symbol | I/O | Function |
| 91 | LG | 0 | Land / group switch | 133 | NPDIAG | I/O | ATAPI slave master diagnosis input |
| 92 | NTRON | 1 | Tracking ON | 134 | VSS |  |  |
| 93 | DACDATA | 0 | Cereal output | 135 | DA1 | I/O | ATAPI host address |
| 94 | DACLRCK | 0 | $L$ and $R$ identification output | 136 | IOCS16 | O | ATAPI output of selection of width |
| 95 | DACCLK | 1 | Clock for cereal output |  |  |  | of host data bus |
| 96 | IPFLAG | 1 | Interpolation flag input | 137 | INTRQ | 0 | ATAPI host interruption output |
| 97 | BLKCK | 1 | Sub-code,Block clock input | 138 | 5VDD |  |  |
| 98 | LRCK | 1 | L and R identification signal output | 139 | NDMACK | 1 | ATAPI host DMA response |
| 99 | VSS |  |  | 140 | IORDY | O | ATAPI host ready output |
| 100 | OSCl1 | I,O | 16.9 MHz oscillation | 141 | NIORD | 1 | ATAPI host read |
| 101 | OSCO1 | I, O | 16.9 MHz oscillation | 142 | VSS |  |  |
| 102 | VDD |  |  | 143 | NIOWR | I/O | ATAPI host writes |
| 103 | PVSS |  |  | 144 | DMARQ | 0 | ATAPI host DMA demand |
| 104 | PVDD |  |  |  |  |  |  |
| 105 | P1 | I/O | Terminal MASTER polarity switch input |  |  |  |  |
| 106 | P0 | I/O | CIRC-RAM OVER/UNDER Interruption signal input |  |  |  |  |
| 107 | VSS |  |  |  |  |  |  |
| 108 | SBCK | 0 | Sub-code, Clock output for serial input |  |  |  |  |
| 109 | SUBC | I | Sub-code, Cereal input |  |  |  |  |
| 110 | XCLDCK | I | Sub-code, Frame clock input |  |  |  |  |
| 111 | CHCK4 | I | Read clock to DAT3~0(Output of dividing frequency four from ADSC) |  |  |  |  |
| 112 | DAT3 | 1 | Read data from DISC |  |  |  |  |
| 113 | DAT2 | 1 | (Parallel output from ADSC) |  |  |  |  |
| 114 | DAT1 | 1 |  |  |  |  |  |
| 115 | DAT0 | 1 |  |  |  |  |  |
| 116 | VDD |  |  |  |  |  |  |
| 117 | SCLOCK | I/O | Debugging cereal clock (270 $\Omega$ pull up) |  |  |  |  |
| 118 | SDATA | I/O | Debugging cereal data ( $270 \Omega$ pull up) |  |  |  |  |
| 119~122 | MONI3~0 | O | Internal goods title monitor |  |  |  |  |
| 123 | VSS |  |  |  |  |  |  |
| 124 | NEJECT | I | Eject detection |  |  |  |  |
| 125 | 5VDD |  |  |  |  |  |  |
| 126 | NTRYCL | 1 | Tray close detection |  |  |  |  |
| 127 | NDASP | I/O | ATAPI Drive active/ <br> Sulave connection I/O |  |  |  |  |
| 128 | NCS3FX | 1 | ATAPI host chip selection |  |  |  |  |
| 129 | NCS1FX | 1 | ATAPI host chip selection |  |  |  |  |
| 130 | VDD |  |  |  |  |  |  |
| 131 | DA2 | I/O | ATAPI host address |  |  |  |  |
| 132 | DA0 | I/O | ATAPI host address |  |  |  |  |

## MN4SV17160BT-10(IC504,IC505,IC352,IC353):16MB SDRAM

1.Block diagram

2. Pin function

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :---: | :--- | :---: | :---: | :--- |
| 1 | VCC | Power supply | 26 | VSS | Connect to GND |
| 2,3 | DQ0,1 | Data input/output | $27 \sim 32$ | A4~9 | Address inputs |
| 4 | VSS | Connect to GND | 33 | NC | Non connect |
| 5,6 | DQ2,3 | Data input/output | 34 | CKE | Clock enable |
| 7 | VDD | Power supply | 35 | CLK | System clock input |
| 8,9 | DQ4,5 | Data input/output | 36 | UDQM | Upper DQ mask enable |
| 10 | VSS | Connect to GND | 37 | NC | Non connect |
| 11,12 | DQ6,7 | Data input/output | 38 | VCC | Power supply |
| 13 | VCC | Power supply | 39,40 | DQ8,9 | Data input/output |
| 14 | LDQM | Lower DQ mask enable | 41 | VSS | Connect to GND |
| 15 | WE | Write enable | 42,43 | DQ10,11 | Data input/output |
| 16 | CAS | Column address strobe | 44 | VDD | Power supply |
| 17 | RAS | Row address strobe | 45,46 | DQ12,13 | Data input/output |
| 18 | CS | Chip enable | 47 | VSS | Connect to GND |
| 19,20 | A11,10 | Address inputs | 48,49 | DQ14,15 | Data input/output |
| $21 \sim 24$ | A0~3 | Address inputs | 50 | VSS | Connect to GND |
| 25 | VCC | Power supply |  |  |  |

## MN67705EA(IC201):Digital servo controller


2.Block diagram

3.Pin function

MN67705EA (1/3)

| Pin No. | Symbol | 1/0 | Function |
| :---: | :---: | :---: | :---: |
| 1 | FGC | 0 | H fixation |
| 2 | LDONA | 0 | Laser drive controlA (ON / OFF) |
| 3 | LDONB | 0 | Laser drive controlB (ON / OFF) |
| 4 | PULIN | 0 | DSL and PLL high boost signal (FEP) |
| 5 | SRF | O | Head amplifier gain H/L selection |
| 6 | DVSS | - | Ground for digital circuit |
| 7 | TRAYSET1 | 0 | Tray drive ON/OFF and direction control |
| 8 | TRAYSET2 | 0 | Tray drive ON/OFF and direction control |
| 9 | DRVMUTE | 0 | Drive IC mute control |
| 10 | DVDD | - | Power supply for digital circuit |
| 11 | TRVSW | 1 | Surroundings position detection in traverse |
| 12 | TRAY-CLOSE | 1 | Tray close detection SW |
| 13 | TRAY-OPEN | 1 | Tray opening detection SW |
| 14 | ST/SP | 0 | Spindle motor drive switch (START /STOP) |
| 15 | HFMON | 0 | High cycle module control |
| 16 | BRK | 0 | Spindle motor IC short brake control |
| 17 | DVSS | - | Ground for digital circuit |
| 18 | PLLOK | 1 | SYNC detection (DVD : 18T / CD : 22T) |
| 19 | N.C. | 0 | Non connect |
| 20 | TBAL(PWMDA1) | 0 | Tracking balance (FEP) |
| 21 | GBAL(PWMDA2) | 0 | Tangential balance (FEP) |
| 22 | BDOLVLPWMDA3) | 0 | BDO slice level (FEP) |
| 23 | OFTLVLPWMDA4) | 0 | Off-track error slice level (FEP) |
| 24 | N.C. | - | Non connect |
| 25 | N.C. | - | Non connect |
| 26 | N.C. | - | Non connect |
| 27 | DVSS | - | Ground for digital circuit |
| 28 | DVDD | - | Power supply for digital circuit |
| 29 | TSTSG | 0 | Self calibration signal (FEP) |
| 30 | FUPDN | 0 | Signal of frequency UP/DOWN of PLL (FEP) |
| 31 | MONA | 0 | Monitor terminal A |
| 32 | MONB | 0 | Monitor terminal B |
| 33 | CPSEN | 1 | Servo DSP cereal I/F chip selection (SYSCOM) |
| 34 | CPCEN | 1 | CIRC cereal I/F chip selection (SYSCOM) |
| 35 | CPUIRQ | 0 | Interrupt request to silicon (SYSCOM) |
| 36 | CPUCLK | I | Silicon cereal I/F clock (SYSCOM) |
| 37 | CPUDTIN | 1 | Silicon cereal I/F data input (SYSCOM) |
| 38 | CPUDTOUT | 0 | Silicon cereal I/F data output (SYSCOM) |
| 39 | CHK4I | 1 | Connects with unused DVSS |
| 40 | SCLK+ | I | Lead channel clock differential motion signal (positive) |
| 41 | SCLK- | 1 | Lead channel clock differential motion signal (negative) |
| 42 | SDAT+ | 1 | Lead channel data differential motion signal (positive) |
| 43 | SDAT- | 1 | Lead channel data differential motion signal (negative) |
| 44 | BDO | 1 | BDO + BCA (FEP) |
| 45 | SBCK | 1 | CD sub-code data shift clock (ODC) |
| 46 | IREF2 | - | Connects with unused DVSS |

3.Pin function

MN67705EA (2/3)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 47 | IREF3 | - | Connects with unused DVSS |
| 48 | VCOF2 | - | Connects with unused DVSS |
| 49 | DVSS | - | Ground for digital circuit |
| 50 | VCOE3 | - | Connects with unused DVSS |
| 51 | DVSS | - | Ground for digital cirucuit |
| 52 | DVDD | - | Power supply for digital cirucuit |
| 53 | SUBC | O | CD sub-code (ODC) |
| 54 | BLKCLK | O | CD sub-code synchronous signal (ODC)/Jump output of one at DVD |
| 55 | MONC | 0 | Monitor terminal C |
| 56 | NCLDCK | 0 | Sub-code data frame clock (ODC) |
| 57 | LRCK | 0 | LR channel data strobe clock (ODC) |
| 58 | NTRON | 0 | L: Tracking ON (ODC) |
| 59 | DVSS | - | Ground for digital cirucuit |
| 60 | DAT0 | 0 | CIRC / Binary making DVD data output |
| 61 | DAT1 | 0 | CIRC / Binary making DVD data output |
| 62 | DAT2 | 0 | CIRC / Binary making DVD data output |
| 63 | DAT3 | 0 | CIRC / Binary making DVD data output |
| 64 | CHCK4 | O | Synchronous clock of DAT0 ~ 3 |
| 65 | DVSS | - | Ground for digital circuit |
| 66 | DACCLK | 0 |  |
| 67 | DACLRCK | 1 | Connects with unused DVSS |
| 68 | DACDATA | 1 | Connects with unused DVSS |
| 69 | CIRCIRQ | 0 | RAM with built-in CIRC exceeds / Underflow interrupt |
| 70 | IPFLAG | 0 | CIRC error flag |
| 71 | MOND | 0 | Monitor terminal D |
| 72 | TX | 0 | Digital audio interface |
| 73 | DVSS | - | Ground for digital cirucuit |
| 74 | DVDD | - | Power supply for digital cirucuit |
| 75 | AVSS | - | Ground for analog cirucuit |
| 76 | VREFLAD | - | AD subordinate position standard voltage (0.6 $\pm 0.1 \mathrm{v}$ ) |
| 77 | VREFMAD | - | It is a place standard voltage in $\mathrm{AD}(1.4 \pm 0.1 \mathrm{~V})$ |
| 78 | VREFHAD | - | High-ranking AD standard voltage (2.2 $\pm 0.1 \mathrm{~V}$ ) |
| 79 | AVDD | - | Power supply for analog circuit |
| 80 | VREFC(AD12) | I |  |
| 81 | JIOUT(AD11) | 1 | Jitter signal(FEP) |
| 82 | LDCUR(AD10) | 1 | Laser drive current signal |
| 83 | VREFOP | - | Operation amplifier standard voltage(VREFC) |
| 84 | RFENV(AD9) | I | RFENV(FEP) |
| 85 | N.C.(AD8) | 1 | Connects with VREFC |
| 86 | N.C.(AD7) | 1 | Connects with VREFC |
| 87 | TG(AD6) | I | Tangential Phase difference (FEP) |
| 88 | VREFHDA | - | High-ranking AD standard voltage (2.2 $\pm 0.1 \mathrm{~V}$ ) |
| 89 | VREFMDA | - | It is a place standard voltage in AD (1.4 $\pm 0.1 \mathrm{~V}$ ) |
| 90 | VREFLDA | - | AD subordinate position standard voltage (0.6 $\pm 0.1 \mathrm{v}$ ) |
| 91 | TE(AD5) | 1 | Tracking error (FEP) |
| 92 | TROFS(AD4) | 1 | Tracking drive IC input offset |
| 93 | FE(AD3) | I | Focus error (FEP) |

3.Pin function

MN67705EA(3/3)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :--- |
| 94 | FS(AD2) | I | FS (FEP) |
| 95 | TS(AD1) | I | TS (FEP) |
| 96 | AVSS | - | Ground for analog circuit |
| 97 | AVDD | - | Power supply for analog circuit |
| 98 | FBAL(DA1) | O | Focus balance(FEP) |
| 99 | FC(DA2) | O | Cutting off frequency (FEP) |
| 100 | BOOST(DA3) | O | Amount of boost (FEP) |
| 101 | TBAL(DA4) | O | DSL offset balance (FEP) |
| 102 | FODRV(DA5) | O | Focus drive |
| 103 | TRDRV(DA6) | O | Tracking drive |
| 104 | TRSDRVA(DA7) | O | Traverse drive A aspect |
| 105 | TRSDRVB(DA8) | O | Traverse drive B aspect |
| 106 | DVDD | - | Power supply for digital circuit |
| 107 | OFTR | I | Off-track error signal (FEP) |
| 108 | TKCRS1 | I | Track crossing signal 1 (FEP) |
| 109 | TKCRS2 | I | Track crossing signal 2 (FEP) |
| 110 | DSLO | I | Binary making data slice signal (FEP) |
| 111 | FG | I | FG signal input (spindle motor driver) |
| 112 | MINTEST | - | Connects with DVSS |
| 113 | TEST | - | Connects with DVSS |
| 114 | XRESET | I | Reset L : Reset |
| 115 | IREF1 | - | VCO reference current 1( for SYSCLK) |
| 116 | DVSS | - | Ground for digital circuit) |
| 117 | VCOF1 | - | VCO control voltage 1 (for SYSCLK) |
| 118 | SYSCLK | I | 33.8 MHz system clock input |
| 119 | DVSS | - | Ground for digital circuit |
| 120 | EC(PWM3A) | O | Spindle motor drive |
| 121 | ECR(PWM3B) | O |  |
| 122 | N.C.(PWM3A) | O |  |
| 123 | N.C.(PWM2B) | O |  |
| 124 | N.C.(PWM1A) | O |  |
| 125 | CDDVD | O | CD/DVD control signal (FEP) CD : H |
| 126 | N.C.(PWM0A) | O |  |
| 127 | N.C.(PWM0B) | O |  |
| 128 | FEPNTRON | O | Tracking ON (FEP) |

## ■ MN8271AT(IC351):I/P Converter

Pin Function (1/3)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1~7 | VIN6~0 | 1 | Video data signal input |
| 8 | VSS | - | Connect to ground |
| 9~11 | IICAD0~2 | 1 | IIC Slave address input |
| 12 | IICSCL | 1 | IIC Transfer clock input |
| 13 | IICSDA | 1/0 | IIC Data input/output |
| 14 | VDD | - | Power supply terminal |
| 15 | XRST | 1 | Processor reset signal input (L:active) |
| 16 | VSYNC0 | 1 | Vertical synchronization timing 0 input |
| 17 | HSYNC0 | 1 | Horizontal synchronization timing 0 input |
| 18 | SCK0 | 1 | Video data clock 0 signal input |
| 19 | VSS | - | Connect to ground |
| 20 | SCK1 | 1 | Video data clock 1 signal input |
| 21 | HSYNC1 | 1 | Horizontal synchronization timing 1 input |
| 22 | VSYNC1 | 1 | Vertical synchronization timing 1 input |
| 23 | VSYNC2 | 1 | Vertical synchronization timing 2 input |
| 24 | HSYNC2 | 1 | Horizontal synchronization timing 2 input |
| 25 | SCK2 | 1 | Video data clock 2 signal input |
| 26 | VDD | - | Power supply terminal |
| 27 | SCK3 | 1 | Video data clock 3 signal input |
| 28 | HSYNC3 | 1 | Horizontal synchronization timing 3 input |
| 29 | VSYNC3 | 1 | Vertical synchronization timing 3 input |
| 30 | IGFLGC | 1 | Flag-C input for SVP-IG |
| 31 | IGFLGD | 1 | Flag-D input for SVP-IG |
| 32 | VSS | - | Connect to ground |
| 33 | TESTMD | 1 | Factory test signal |
| 34 | TESTGO | 0 | Factory test signal |
| 35 | BIST | 1 | Factory test signal |
| 36 | BURNIN | 1 | Factory test signal |
| 37 | TESTBE | 1 | Factory test signal |
| 38 | TESTAK | 0 | Factory test signal |
| 39 | CKSEL | 1 | Factory test signal |
| 40 | SCANEN | 1 | Factory test signal |
| 41 | MINTEST | 1 | Factory test signal |
| 42 | VDD | - | Power supply terminal |
| 43 | TDI | 1 | JTAG test data input |
| 44 | TMS | 1 | JTAG test mode select |
| 45 | TCK | 1 | JTAG test clock signal input |
| 46 | TRSTZ | 1 | JTAG test reset signal input |
| 47 | TDO | 0 | JTAG test data output |
| 48 | XROMENA | 0 | External program ROM output enable |
| 49 | VSS | - | Connect to ground |
| 50~52 | PDIV2~0 | 1 | SVP-PE PLL multiplying factor |
| 53 | PVCORNG | 1 | VCO Range selection for SVP-PE PLL |
| 54 | AVSS | - | Connect to ground |
| 55 | PLF | 1/0 | Analog VCO control voltage input and charge pump output |
| 56 | AVCC | - | Power supply terminal |
| 57 | PCKREF | 1 | Reference clock for SVP-PE PLL |

Pin Function (2/3)
MN8271AT

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 58 | PPLLPDN | 1 | SVP-PE PLL,power down |
| 59 | VDD | - | Power supply terminal |
| 60~63 | VOUT0~3 | 0 | Video data signal output |
| 64 | VSS | - | Connect to ground |
| 65~68 | VOUT4~7 | 0 | Video data signal output |
| 69 | VDD | - | Power supply terminal |
| 70~73 | VOUT8~11 | 0 | Video data signal output |
| 74 | VSS | - | Connect to ground |
| 75~78 | VOUT12~15 | 0 | Video data signal output |
| 79 | VDD | - | Power supply terminal |
| 80~83 | VOUT16~19 | 0 | Video data signal output |
| 84 | VSS | - | Connect to ground |
| 85~88 | VOUT20~23 | 0 | Video data signal output |
| 89 | VDD | - | Power supply terminal |
| 90~93 | VOUT24~27 | 0 | Video data signal output |
| 94 | VSS | - | Connect to ground |
| 95~98 | VOUT28~31 | 0 | Video data signal output |
| 99 | VDD | - | Power supply terminal |
| 100~103 | VOUT32~35 | O | Video data signal output |
| 104 | VSS | - | Connect to ground |
| 105 | XPLLRST | 1 | PLL Reset signal input L : active |
| 106 | PLLTST | 1 | Factory test signal |
| 107 | VDD | - | Power supply terminal |
| 108~110 | SDIV2~0 | 1 | SDRAM PLL multiplying factor |
| 111 | SVCORNG | 1 | VCO Range selection for SDRAM PLL |
| 112 | AVSS | - | Connect to ground |
| 113 | SLF | I/O | Analog VCO control voltage input and charge pump output |
| 114 | AVCC | - | Power supply terminal |
| 115 | SDCKREF | 1 | Reference clock for SDRAM PLL |
| 116 | SDPLLPDN | 1 | SDRAM PLL, power down |
| 117 | VSS | - | Connect to ground |
| 118~121 | SDD00~03 | I/O | SDRAM Data input/output |
| 122 | VDD | - | Power supply terminal |
| 123~126 | SDD04~07 | I/O | SDRAM Data input/output |
| 127 | VSS | - | Connect to ground |
| 128 | SDWE | O | SDRAM Write enable |
| 129 | SDCAS | 0 | SDRAM Column address strobe |
| 130 | SDRAS | 0 | SDRAM row address strobe |
| 131 | VDD | - | Power supply terminal |
| 132 | VDDP | - | Power supply for RF0/RF1 \& DIR/DOR write circuit |
| 133,134 | SDA11,10 | 0 | SDRAM Address data output |
| 135~138 | SDA0~3 | 0 | SDRAM Address data output |
| 139 | VSS | - | Connect to ground |
| 140~143 | SDD015~012 | I/O | SDRAM Data input/output |
| 144 | VDD | - | Power supply terminal |
| 145~148 | SDD011~08 | I/O | SDRAM Data input/output |
| 149 | VSS | - | Connect to ground |

Pin Function (3/3)
MN8271AT

| Pin No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 150 | SDCK | O | SDRAM Clock signal output |
| 151 | VDD | - | Power supply terminal |
| 152 | SDCKE | O | SDRAM Clock enable |
| 153,154 | SDA9,SDA8 | O | SDRAM Address data output |
| 155 | VDD | - | Power supply terminal |
| $156 \sim 159$ | SDA7~4 | O | SDRAM Address data output |
| 160 | VSS | - | Connect to ground |
| 161,162 | SDD18,19 | I/O | SDRAM data input/output |
| 163,164 | SDD110,111 | I/O | SDRAM data input/output |
| 165 | VDD | - | Power supply terminal |
| $166 \sim 169$ | SDD112~115 | I/O | SDRAM data input/output |
| 170 | VSS | - | Connect to ground |
| $171 \sim 174$ | SDD17~14 | I/O | SDRAM data input/output |
| 175 | VDD | - | Power supply terminal |
| $176 \sim 179$ | SDD13~10 | I/O | SDRAM data input/output |
| 180 | VSS | - | Connect to ground |
| $181 \sim 188$ | VIN31~24 | I | Video data signal input |
| 189 | VDD | - | Power supply terminal |
| $190 \sim 197$ | VIN23~16 | I | Video data signal input |
| 198 | VSS | - | Connect to ground |
| $199 \sim 206$ | VIN15~8 | I | Video data signal input |
| 207 | VDD | - | Power supply terminal |
| 208 | VIN7 | I | Video data signal input |

MX27L1000TC-15(IC172,IC162):PROM
1.Pin layout

2. Block diagram

3. Pin function

| Symbol | Description |
| :---: | :--- |
| AO-A16 | Address input |
| Q0-Q7 | Data input/output |
| $\overline{\mathrm{CE}}$ | Chip enable input |
| $\overline{\mathrm{OE}}$ | Output enable input |
| $\overline{\text { PGM }}$ | Write enable input |
| VPP | Power supply (write) |
| NC | Non connect |
| VCC | Power supply (+5V) |
| GND | Connect to ground |

## TC74AC393FT-X(IC715) : Dual binary counter

1.Pin layout

2.Truth table

| INPUTS |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CK}}$ | CLR | D | CK | Q | $\overline{\mathrm{Q}}$ |
| X | H | L | L | L | L |
| $\bar{L}$ | L | COUNT UP |  |  |  |
| $\mathcal{F}$ | L | NO CHANGE |  |  |  |

X : Don't Care

TC74ACT153F-X(IC183):Dual 4-channel multiplexer
1.Pin layout

2.Truth table

| SELECTINPUTS |  | DATA INPUTS |  |  |  | STORE | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | A | C0 | C1 | C2 | C3 | $\overline{\mathrm{G}}$ | Y |
| X | X | X | X | X | X | H | L |
| L | L | L | X | X | X | L | L |
| L | L | H | X | X | X | L | H |
| L | H | X | L | X | X | L | L |
| L | H | X | H | X | X | L | H |
| H | L | X | X | L | X | L | L |
| H | L | X | X | H | X | L | H |
| H | H | X | X | X | L | L | L |
| H | H | X | X | X | H | L | H |

X:Don't Care

■ TC74HC08AP(IC915) / TC74HCT08AP(IC916):2-input and gate TC74VHC08FT-X(IC722) / TC74VHCT08AFT-X(IC721):2-input and gate

(TOP VIEW)
2.Truth table

| $A$ | $B$ | $Y$ |
| :---: | :---: | :---: |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $L$ |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $H$ |

## ■ TC74HC74AF-W(IC181):Dual D-type flip flop preset and clear

 TC74VHC74FT-X (IC726,IC725)1.Pin layout

2.Truth table

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CLR}}$ | $\overline{\mathrm{PR}}$ | D | CK | Q | $\overline{\mathrm{Q}}$ |  |
| L | H | X | X | L | H | CLEAR |
| H | L | X | X | H | L | PRESET |
| L | L | X | X | H | H | - |
| H | H | L | 」 | L | H | - |
| H | H | H | 5 | H | L | - |
| H | H | X | 7 | Qn | Q | NO CHANGE |

X : Don't Care

■ TC74VHC03F-X(IC182):2-input nand gate

(TOP VIEW)
2.Truth table

| $A$ | $B$ | $Y$ |
| :---: | :---: | :---: |
| $L$ | $L$ | $Z$ |
| $L$ | $H$ | $Z$ |
| $H$ | $L$ | $Z$ |
| $H$ | $H$ | $L$ |

L: High impedance

## ■ TC74VHC125FT-X (IC557,IC558,IC559,IC361,IC362) : Buffer

1. Pin layout \& block diagram

2. Truth table

| INPUTS |  | OUTPUTS |
| :---: | :---: | :---: |
| $\overline{\mathrm{G}}$ | A | Y |
| H | X | Z |
| L | L | L |
| L | H | H |

X: Don't care
Z:High impedance

TC74VHCT32AF-X (IC723) : Buffer

2.Truth table

| $A$ | $B$ | Y |
| :--- | :--- | :--- |
| H | H | H |
| L | H | H |
| H | L | H |
| L | L | L |

■ TC74VHCT541AFTX (IC358) : Buffer

1. Pin layout, Block diagram

2. Truth value table

| Input |  |  | Output |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{G}} 1$ | $\overline{\mathrm{G}} 2$ | An | Yn |
| H | X | X | Z |
| X | H | X | Z |
| L | L | H | H |
| L | L | L | L |

X : Don't care
Z: High impedance

## - TC7WH241FU-X (IC724): Dual bus buffer

1.Block diagram


2. Truth table

| INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: |
| $\bar{G}$ | $G$ | $A$ | $Y$ |
| $L$ | $H$ | $L$ | $L$ |
| $L$ | $H$ | $H$ | $H$ |
| $H$ | $L$ | $X$ | $Z$ |

X: Don't care
Z:High impedance

TC7WH74FU-X(IC713,IC716) : Clock buffer
1.Pin layout

2.Truth table

| INPUTS |  |  |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLR }}$ | $\overline{\mathrm{PR}}$ | D | CK | Q | $\bar{Q}$ |  |
| L | H | X | X | L | H | CLEAR |
| H | L | X | X | H | L | PRESET |
| L | L | X | X | H | H | - |
| H | H | L | - | L | H | - |
| H | H | H | 5 | H | L | - |
| H | H | X | $\downarrow$ | Qn | $\overline{\text { Q }}$ | NO CHANGE |

X : Don't Care

## XCF56362PV100(IC161,IC171):DSP

Pin Function (1/2)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | SCK/SCL | 1 | SPI Serial clock / IC Serial clock |
| 2 | SS/HA2 | I | SPI Slave select signal input / IC Slave address 2 input |
| 3 | HREQ | I/O | Host request signal input/output |
| 4 | SDO0 | 0 | Serial data output 0 |
| 5 | SDO1 | 0 | Serial data output 1 |
| 6 | SDO2/SDI3 | I/O | Serial data output 2 / Serial data input 3 |
| 7 | SDO3/SDI2 | I/O | Serial data output 3 / Serial data input 2 |
| 8 | VCCS | - | SHI,ESAI,DAX, and timer power supply terminal |
| 9 | GNDS | - | SHI,ESAI,DAX, and timer ground terminal |
| 10 | SDO4/SDI1 | I/O | Serial data output 4 / Serial data input 1 |
| 11 | SDO5/SDI0 | I/O | Serial data output 5 / Serial data input 0 |
| 12 | FST | I/O | Frame sync for transmitter |
| 13 | FSR | I/O | Frame sync for receiver |
| 14 | SCKT | 1/O | Transmitter serial clock |
| 15 | SCKR | I/O | Receiver serial clock |
| 16 | HSCKT | - | Non connect |
| 17 | HSCKA | - | Non connect |
| 18 | VCCQL | - | Quiet core (low) power supply terminal |
| 19 | GNDQ | - | Quiet ground terminal |
| 20 | VCCQH | - | Quiet external (high) power supply terminal |
| 21 | HDS.HWR | 1 | Host data strobe / Host write data |
| 22 | HRW.HRD | 1 | Host read/write / Host read data |
| 23 | HACK.HRRD | I/O | Host acknowledge input / Receive host request output |
| 24 | HOREQ.HTRQ | 0 | Host request / Transmit host request |
| 25 | VCCS | - | SHI,ESAI,DAX, and timer power supply terminal |
| 26 | GNDS | - | SHI,ESAI,DAX, and timer ground terminal |
| 27 | ADO | 0 | Digital audio data output |
| 28 | ACI | 1 | Audio clock input |
| 29 | TIOO | I/O | Timer 0 schmitt-trigger input/output |
| 30 | HCS.HA10 | I | Host chip select / Host address 10 |
| 31 | HA2.HA9 | 1 | Host address 2,9 |
| 32 | HA1.HA8 | 1 | Host address 1,8 |
| 33 | HA0.HAS | 1 | Host address 0 / Host address strobe |
| 34 | H7.HAD7 | 1/O | Host data 7 / Host address 7 |
| 35 | H6.HAD6 | I/O | Host data 6 / Host address 6 |
| 36 | H5.HDA5 | I/O | Host data 5 / Host address 5 |
| 37 | H4.HDA4 | I/O | Host data 4 / Host address 4 |
| 38 | VCCH | - | Host power supply terminal |
| 39 | GNDH | - | Host ground terminal |
| 40 | H3.HAD3 | I/O | Host data 3 / Host address 3 |
| 41 | H2.HAD2 | I/O | Host data 2 / Host address 2 |
| 42 | H1.HAD1 | 1/O | Host data 1/ Host address 1 |
| 43 | H0.HADO | I/O | Host data 0 / Host address 0 |
| 44 | RESET | 1 | Reset signal input |
| 45 | VCCP | - | PLL Power supply terminal |
| 46 | PCAP | 1 | PLL Capacitor |
| 47 | GNDP | - | PLL Ground terminal |

Pin Function (2/2)
XCF56362PV100

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 48 | GNDP1 | - | PLL Ground 1 terminal |
| 49 | VCCQH | - | Quiet external (high) power supply terminal |
| 50 | AA3/RAS3 | 0 | Address attribute or Row address strobe |
| 51 | AA2/RAS2 | 0 | Address attribute or Row address strobe |
| 52 | CAS | 0 | Column address strobe |
| 53 | DE | I/O | Debug event |
| 54 | GNDQ | - | Quiet ground terminal |
| 55 | EXTAL | 1 | External clock input terminal |
| 56 | VCCQL | - | Quiet core (low) power supply terminal |
| 57 | VCCC | - | Bus control power supply terminal |
| 58 | GNDC | - | Bus control ground terminal |
| 59 | CLKOUT | 0 | Clock output terminal |
| 60 | NC | - | Non connect |
| 61 | PINIT/NMI | 1 | PLL Initial / Nonmaskable interrupt |
| 62 | TA | 1 | Transfer acknowledge terminal |
| 63 | BR | 0 | Bus request terminal |
| 64 | BB | I/O | Bus busy terminal |
| 65 | VCCC | - | Bus control power supply terminal |
| 66 | GNDC | - | Bus ground terminal |
| 67 | WR | 0 | Write enable signal output |
| 68 | RD | 0 | Read enable signal output |
| 69 | AA1/RAS1 | 0 | Address attribute or row address strobe |
| 70 | AAO/RAS0 | 0 | Address attribute or row address strobe |
| 71 | BG | 1 | Bus grant terminal |
| 72 | A0/RASO | 0 | Address attribute or row address strobe |
| 73 | A1 | 0 | Address bus terminal |
| 74 | VCCA | - | Address bus power supply terminal |
| 75 | GNDA | - | Address bus ground terminal |
| 76~79 | A2~A5 | 0 | Address bus terminal |
| 80 | VCCA | - | Address bus power supply terminal |
| 81 | GNDA | - | Address bus ground terminal |
| 82~85 | A6~A9 | 0 | Address bus terminal |
| 86 | VCCA | - | Address bus power supply terminal |
| 87 | GNDA | - | Address bus ground terminal |
| 88,89 | A10,A11 | 0 | Address bus terminal |
| 90 | GNDQ | - | Quiet ground terminal |
| 91 | VCCQL | - | Quiet core (low) power supply terminal |
| 92~94 | A12~14 | O | Address bus terminal |
| 95 | VCCQH | - | Quiet external (high) power supply terminal |
| 96 | GNDA | - | Address bus ground terminal |
| 97~99 | A15~A17 | 0 | Address bus terminal |
| 100~102 | D0~2 | I/O | Data bus terminal |
| 103 | VCCD | - | Data bus power supply terminal |
| 104 | GNDD | - | Data bus ground terminal |
| 105~108 | D3~D6 | I/O | Data bus terminal |


| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | PIOO | I/O | Programmable I/O pins.Input mode after reset. |
| 2 | HDATA0 | I/O | 8 -bit bi-directional host data bus. writes data to the decoder Code FIFO via HDATA. MSB of the 32 -bit word is written first. The host also reads and writes the decoder internal registers and local SDRAM via HDATA. |
| 3 | HDATA1 |  |  |
| 4 | HDATA2 |  |  |
| 5 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 6 | HDATA3 | I/O | 8-bit bi-directional host data bus. writes data to the decoder Code FIFO via HDATA. MSB of the 32 -bit word is written first. The host also reads and writes the decoder internal registers and local SDRAM via HDATA. |
| 7 | VSS | - | Ground for core logic and I/O signals. |
| 8 | HDATA4 | I/O | 8 -bit bi-directional host data bus. writes data to the decoder Code FIFO via HDATA. MSB of the 32 -bit word is written first. The host also reads and writes the decoder internal registers and local SDRAM via HDATA. |
| 9 | HDATA5 |  |  |
| 10 | HDATA6 |  |  |
| 11 | HDATA7 |  |  |
| 12 | VDD-2.5 | - | 2.5-V supply voltage for core logic. |
| 13 | RESET | 1 | Hardware reset. An external device asserts RESET(active LOW) to execute a decoder hardware reset. To ensure proper initialization after power is stable,assert RESET for at least 20 ms . |
| 14 | VSS | - | Ground for core logic and I/O signals. |
| 15 | WAIT/DTACK | 0 | Transfer not complete / data acknowledge. Active LOW to indicate host initiated transfer is not complete. $\overline{\text { WAIT }}$ is asserted after the falling edge of $\overline{\mathrm{CS}}$ and reasserted when decoder is ready to complete transfer cycle. Open drain signal, must be pulled-up via 1 kW to 3.3 volts. Driven high for 10 ns before tristate. |
| 16 | $\overline{\text { INT }}$ | 0 | Host interrupt. Open drain signal, must be pulled-up via 4.7 kW to 3.3 volts. Driven high for 10 ns before tristate. |
| 17 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 18 | NC | 0 | No Connection |
| 19 | VSS | - | Ground for core logic and I/O signals. |
| 20 | NC | 0 | No Connection |
| 21 | PIO11 | I/O | Programmable I/O pins. Input mode after reset |
| 22 | PIO12 |  |  |
| 23 | PIO13 |  |  |
| 24 | PIO14 |  |  |
| 25 | PIO15 |  |  |
| 26 | PIO16 |  |  |
| 27 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 28 | PIO17 | I/O | Programmable I/O pins. Input mode after reset |
| 29 | VSS | - | Ground for core logic and I/O signals. |
| 30 | PIO18 | I/O | Programmable I/O pins. Input mode after reset |
| 31 | PIO19 | I/O | Programmable I/O pins. Output mode after reset |
| 32 | PIO20 |  |  |
| 33 | PIO21 |  |  |
| 34 | PIO22 |  |  |
| 35 | PIO23 |  |  |
| 36 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 37 | PIO24 | I/O | Programmable I/O pins. Output mode after reset |
| 38 | VSS | - | Ground for core logic and I/O signals. |
| 39 | PIO25 | I/O | Programmable I/O pins. Output mode after reset |
| 40 | VDD-2.5 | - | 2.5-V supply voltage for core logic. |
| 41 | PIO26 | I/O | Programmable I/O pins. Output mode after reset |
| 42 | VSS | - | Ground for core logic and I/O signals. |


| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 44 | PIO28 |  |  |
| 45 | PIO29 | 1/0 | Programmable I/O pins. Output mode after reset |
| 46 | PIO30 |  |  |
| 47 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 48 | PIO31 | 1/0 | Programmable I/O pins. Output mode after reset |
| 49 | VSS | - | Ground for core logic and I/O signals. |
| 50 | NC | 0 | No Connection |
| 51 |  |  |  |
| 52 | PIO1 | 1/0 | Programmable I/O pins. Input mode after reset |
| 53 | MDATA15 | 1/O | Memory data |
| 54 | MDATAO | 1/O | Memory data |
| 55 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 56 | MDATA14 | 1/0 | Memory data. |
| 57 | VSS | - | Ground for core logic and I/O signals. |
| 58 | MDATA1 |  |  |
| 59 | MDATA13 | 1/0 | Memory data. |
| 60 | MDATA2 |  |  |
| 61 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 62 | MDATA12 | 1/O | Memory data. |
| 63 | VSS | - | Ground for core logic and I/O signals. |
| 64 | MDATA3 | 1/O | Memory data. |
| 65 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 66 | MDATA11 | 1/O | Memory data. |
| 67 | VSS | - | Ground for core logic and I/O signals. |
| 68 | MDATA4 | I/O | Memory data. |
| 69 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 70 | MDATA10 | 1/O | Memory data. |
| 71 | VSS | - | Ground for core logic and I/O signals. |
| 72 | MDATA5 |  |  |
| 73 | MDATA9 | 1/O | Memory data. |
| 74 | MDATA6 |  |  |
| 75 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 76 | MDATA8 | 1/0 | Memory data. |
| 77 | VSS | - | Ground for core logic and I/O signals. |
| 78 | MDATA7 | 1/0 | Memory data. |
| 79 | LDQM | 0 | SDRAM LDQM. |
| 80 | UDQM | 0 | SDRAM UDQM. |
| 81 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 82 | $\overline{\text { MWE }}$ | 0 | SDRAM write enable. Decoder asserts active LOW to request a write operation to the SDRAM array. |
| 83 | VSS | - | Ground for core logic and I/O signals. |
| 84 | SD-CLK | 0 | SDRAM system clock. |
| 85 | SD-CAS | 0 | Active LOW SDRAM column address. |
| 86 | SD-RAS | 0 | Active LOW SDRAM row address. |
| 87 | VDD-3.3 | - | $3.3-\mathrm{V}$ supply voltage for $\mathrm{I} / \mathrm{o}$ signals. |
| 88 | SD-CS1 | 0 | Active LOW SDRAM bank select. |
| 89 | VSS | - | Ground for core logic and I/O signals. |
| 90 | SD-CS0 | 0 | Active LOW SDRAM bank select. |
| 91 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 92 | NC | 0 | No Connection. |
| 93 | VSS | - | Ground for core logic and I/O signals. |
| 94 | NC | 0 | No Connection. |
| 95 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 96 | MADDR9 | 0 | Memory address. |
| 97 | VSS | - | Ground for core logic and I/O signals. |
| 98 | MADDR11 | 0 | Memory address. |


| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 99 | MADDR8 | O | Memory address. |
| 100 | MADDR10 |  |  |
| 101 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 102 | MADDR7 | 0 | Memory address. |
| 103 | VSS | - | Ground for core logic and I/O signals. |
| 104 | MADDR0 | 0 | Memory address. |
| 105 | MADDR6 |  |  |
| 106 | MADDR1 |  |  |
| 107 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 108 | MADDR5 | 0 | Memory address. |
| 109 | VSS | - | Ground for core logic and I/O signals. |
| 110 | MADDR2 | 0 | Memory address. |
| 111 | MADDR4 |  |  |
| 112 | MADDR3 |  |  |
| 113 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 114 | NC | 0 | No Connection |
| 115 | VSS | - | Ground for core logic and I/O signals. |
| 116 | NC | 0 | No Connection |
| 117 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 118 | NC | 0 | No Connection |
| 119 | VSS | - | Ground for core logic and I/O signals. |
| 120 | NC | 0 | No Connection |
| 121 |  |  |  |
| 122 |  |  |  |
| 123 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 124 | NC | 0 | No Connection |
| 125 | VSS | - | Ground for core logic and I/O signals. |
| 126 | NC | 0 | No Connection |
| 127 |  |  |  |
| 128 | RESERVED | 0 | Open drain signal, must be pulled-up via 4.7 kW to 3.3 volts. |
| 129 | PIO2 | 1/O | Programmable I/O pins. Input mode after reset. |
| 130 | NC | 0 | No Connection |
| 131 | RESERVED | I | Tie to VSS or VDD-3.3 |
| 132 |  |  |  |
| 133 | PIO3 | 1/0 | Programmable I/O pins. Input mode after reset. |
| 134 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 135 | RESERVED | 1 | Tie to VSS or VDD-3.3 |
| 136 | VSS | - | Ground for core logic and I/O signals. |
| 137 | RESERVED | 1 | Tie to VSS or VDD-3.3 |
| 138 | PIO4 | 1/O | Programmable I/O pins. Input mode after reset. |
| 139 | RESERVED | I | Tie to VSS or VDD-3.3 |
| 140 |  |  |  |
| 141 | PIO5 | 1/0 | Programmable I/O pins.Input mode after reset. |
| 142 | $\begin{aligned} & \text { VDATAO } \\ & \text { VDATA1 } \end{aligned}$ | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 143 |  |  |  |
| 144 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 145 | VDATA2 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 146 | VSS | - | Ground for core logic and I/O signals. |
| 147 | PIO6 | 1/O | Programmable I/O pins. Input mode after reset. |
| 148 | VDATA3 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |


| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 149 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 150 | VDATA4 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 151 | VSS | - | Ground for core logic and I/O signals. |
| 152 | VDATA5 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 153 | PIO7 | I/O | Programmable I/O pins. input mode after reset. |
| 154 | VDATA6 | 0 | Video data bus. Byte serial CbYCrY data synch |
| 155 | VDATA7 |  | the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 156 | PIO8 | I/O | pins. Input mode after reset. |
| 157 | HSYNC | I/O | Horizontal sync. The decoder begins outputting pixel data for a new horizontal line after the falling (active) edge of HSYNC. |
| 158 | $\overline{\text { VSYNC }}$ | I/O | Vertical sync. Bi-directional, the decoder outputs the top border of a new field on the first $\overline{\text { HSYNC }}$ after the falling edge of VSYNC. VSYNC can accept vertical synchronization or top/bottom field notification from an external source. <br> (VSYNC HIGH = bottom field. $\overline{\text { VSYNC }}$ LOW $=$ Top field) |
| 159 | DA-IEC | 0 | Bitstream data in IEC-1937 or PCM data out in IEC-958 format. |
| 160 | VDD-3.3 |  | 3.3-V supply voltage for I/O signals. |
| 161 | DA-DATA0 | 0 | PCM data out, eight channels. Serial audio samples relative to DA-BCK clock. |
| 162 | VSS | - | Ground for core logic and I/O signals. |
| 163 | DA-DATA1 |  |  |
| 164 | DA-DATA2 | O | PCM data out, eight channels. Serial audio samples relative to DA-BCK clock. |
| 165 | DA-DATA3 |  |  |
| 166 | DA-LRCK | 0 | PCM left-right clock. Identifies the channel for each audio sample. the polarity is programmable. |
| 167 | DA-BCK | 0 | PCM bit clock. Divided by 8 from DA-XCK can be either 48 or 32 times the sampling clock. |
| 168 | VDD-2.5 | - | 2.5-V supply voltage for core logic. |
| 169 | DA-XCK | I/O | Audio master frequency clock. Used to generate DA-BCK and DA-LRCK. DA-XCK can be either 384 or 256 times the sampling frequency. |
| 170 | VSS | - | Ground for core logic and I/O signals. |
| 171 | DAI-DATA | 1 | PCM input data. two channels. Serial audio samples relative to DAI-BCK clock. |
| 172 | DAI-LRCK | 1 | PCM input left-right clock. |
| 173 | DAI-BCK | 1 | PCM input bit clock. |
| 174 | PIO9 | I/O | Programmable I/O pins. Input mode after reset. |
| 175 | CLKSEL | 1 | Clock Select: Internal = VDD, External = VSS |
| 176 | A-VDD | - | $3.3-\mathrm{V}$ analog supply voltage. |
| 177 | VCLK | 1 | Video clock. Clocks out data on input. VDATA7.Clock is typically 27 MHz . |
| 178 | SYSCLK | I | System clock.Decoder requires external 27 MHz TTL oscillator. Drive with the same $27-\mathrm{MHz}$ as VCK. |
| 179 | A-VSS | - | Analog ground for PLL |
| 180 | $\begin{aligned} & \text { DVD-DATAO } \\ & \text { /CD-DATA } \\ & \hline \end{aligned}$ | 1 | Serial CD data. This pin is shared with DVD compressed data DVD-DATA0. |
| 181 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 182 | $\begin{aligned} & \text { DVD-DATA1 } \\ & \text { /CD-LRCK } \end{aligned}$ | I | Programmable polarity 16 -bit word synchronization to the decoder (right channel HIGH). This pin is shared with DVD compressed data DVD-DATA1. |
| 183 | VSS | - | Ground for core logic and I/O signals. |
| 184 | $\begin{aligned} & \text { DVD-DATA2 } \\ & \text { /CD-BCK } \end{aligned}$ | I | CD bit clock. Decoder accept multiple BCK rates. This pin is shared with DVD compressed data DVD-DATA2. |
| 185 | $\begin{aligned} & \hline \text { DVD-DATA3 } \\ & \text { /CD-C2PO } \end{aligned}$ | 1 | Asserted HIGH indicates a corrupted byte.Decoder keeps the previous valid picture on-screen unit the next valid picture is decoded. This pin is shares with DVD compressed data DVD-DATA3. |

ZIVA3-PEO (5/5)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 186 <br> 187 <br> 188 <br> 189 | DVD-DATA7 <br> /CDG-SCLK <br> DVD-DATA6 <br> /CDG-SOS1 <br> DVD-DATA5 <br> ICDG-VFSY <br> DVD-DATA4 <br> CDG-SDATA | 1 | DVD parallel compressed data from DVD DSP. When DVD DSP sends 32-bit words, it must write the MSB first. <br> CDG-SDATA:CD+G (Sub code) Data.Indicates serial sub code data input. <br> CDG-VSFY:CD+G (Sub code)Frame Sync. Indicates frame-start or composite synchronization input. <br> CDG-SOS1:CD+G (Sub code) Block Sync.Indicates block-start synchronization input. <br> CDG-SCLK: CD+G(Sub code)Clock. Indicates sub code data clock input or output. |
| 190 | PIO10 | 1/O | Programmable I/O pins. Input mode after reset. |
| 191 | VREQUEST | O | Video request. Decoder asserts VREQUEST to indicate that the video input buffer has available space. Polarity is programmable. |
| 192 | VSTROBE | 1 | Video strobe. Programmable dual mode pulse. Asynchronous and synchronous. In Asynchronous mode, an external source pulses VSTROBE to indicate data is ready for transfer. In synchronous mode VSTROBE clock data. |
| 193 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 194 | NC | 0 | No Connection |
| 195 | VSS | - | Ground for core logic and I/O signals. |
| 196 | V-DACK | 1 | In synchronous mode, Video data acknowledge. Asserted when DVD data is valid.Polarity is programmable. |
| 197 | VDD-2.5 | - | 2.5-V supply voltage for core logic. |
| 198 | RESERVED | 1 | Tie to VSS or VDD-3.3 |
| 199 | VSS | - | Ground for core logic and I/O signals. |
| 200 | ERROR | 1 | Error in input data. If ERROR signal is not available from the DSP it must be grounded. |
| 201 | HOST8SEL | 1 | Always Ttie to VDD-3.3 |
| 202 | HADDRO |  |  |
| 203 | HADDR1 | 1 | Host address bus. 3-bit address bus selects one of eight host interface registers. |
| 204 | HADDR2 |  |  |
| 205 | DTACKSEL | 1 | Tie HIGH to select WAIT signal, LOW to select $\overline{\text { DTACK }}$ signal (Motorola 68K mode). |
| 206 | $\overline{\text { CS }}$ | 1 | Host chip select.Host asserts CS to select the decoder for a read or write operation.The falling edge of this signal triggers the read or write operation. |
| 207 | R/W | 1 | Read/write strobe in M mode. write strobe in I mode. Host asserts R/ $\bar{W}$ LOW to select write and LOW to select read. |
| 208 | $\overline{\mathrm{RD}}$ | 1 | Read strobe in I mode. Must be held HIGH in M Mode |

