


SERV. 34202
 COMPACT DISC PLAYER
DP-1510
 SERVICE MANUAL

KENWOOD

©1989-7 PRINTED IN JAPAN
 B51-3804-00(B)2971



J: Japan made
 S: Singapore made

In compliance with Federal Regulations, following are reproductions of labels on, or inside the product relating to laser product safety.

KENWOOD-Corp. certifies this equipment conforms to DHHS Regulations No. 21 CFR 1040.10, Chapter 1, Subchapter J.

DANGER : Laser radiation when open and interlock defeated. AVOID DIRECT EXPOSURE TO BEAM.

Caution:
 The Mechanism ass'y used with the DP-1510 varies in two types depending on the manufacturing location. (Japan, Singapore)

* Refer to parts list on page 114.


CONTENTS

CONTROL AND INDICATORS	3	MECHANISM DESCRIPTION	90
DISASSEMBLY FOR REPAIR	4	ADJUSTMENT	95
BLOCK DIAGRAM	11	REGLAGE	96
CIRCUIT DESCRIPTION		ABGLEICH	97
1. Component Function	12	PC BOARD (Component Side View)	101
2. Set Mode Flow Chart	14	PC BOARD (Foil Side View)	104
3. Test Mode	15	SCHEMATIC DIAGRAM	107
4. Microprocessor	17	EXPLODED VIEW (MECHANISM)	111
(μ PD 75212ACW-099)		EXPLODED VIEW (UNIT)	113
5. RF, Servo IC (TA810 IN)	19	PARTS LIST	114
6. Digital Signal Processing LSI		SPECIFICATIONS	
(TC9200BF)	32		BACK COVER
7. Servo Processor (TC9201BF)	44		
8. Digital Filter (PD0036)	86		
9. D/A Converter (PCM56 P-L-1)	89		

Caution:

The Mechanism ass'y used with the DP-1510 varies in two types depending on the manufacturing location.
(Japan, Singapore)

CONTROLS AND INDICATORS




DISASSEMBLY FOR REPAIR
JAPAN MADE


JAPAN MADE

1. Removing the Control Unit


- Remove the case beforehand. There is no need to remove the stand-offs or holder.
- 1) Remove the tray panel by sliding it upward **1**.



- 2) Push tray in the direction of **2**.
- 3) Remove the three screws **3**, unlatch the four hooks **4** and remove the front panel **5**.




- 4) Remove the two screws **6** and the headphone board screw **7** to remove the sub-panel **8**.



DISASSEMBLY FOR REPAIR
JAPAN MADE


JAPAN MADE

- 5) Remove the three screws **9**, unlatch the seven hooks **10** and remove the control unit **11**.




2. Removing the Tray

- 1) First open the tray and switch power off.
- 2) Slowly push the tray inwards **1**. There will be a point where the gear will be at a point where it will be free **2**.
- 3) Push the tray toward yourself while pushing outward from the back **3**.




- 4) Unlatch the two stopper hooks **4**.




DISASSEMBLY FOR REPAIR JAPAN MADE

- When removing the tray, the stopper hooks will latch onto the sub-unit. Remove by tilting the tray upward as in ⑤.



2-1. When there is no power, or the tray does not come out even if OPEN is pressed.

- Insert a screw driver through the slit in the bottom plate and push the lever forward ①.
- The tray will move forward a little and the gear will be freed so the tray can be pulled out ②.




3. Replacing the tray


- Move the gear into the same position as A.
- Push the tray in on the guides on both sides of the slot.
- Turn on the power and switch MD Assy to UP.
- Push the tray OPEN/CLOSE KEY to confirm normal movement.

DISASSEMBLY FOR REPAIR JAPAN MADE


- Removing the Pick-up
 - Remove tray beforehand.
 - Remove the two screws ① and take off the metal clamp.



- Remove the gear after taking off the ring stopper ②.
- Remove the two clamps ③.
- Remove the Pick-up as shown in the diagram ④.




- Note 1) Replacement of the Pick-up**
- Make sure that clamp and the guide of the Pick-up meet A.
 - Keep the two cords coming out of the Pick-up as far away from each other as possible B.
- Note 2) When changing the Pick-up**
- To protect the Laser Diode (LD) of the service part Pick-up (J91-0385-08), the LD shortland C is shorted with solder. When changing this part, remove the solder only after the connector has been connected.




DISASSEMBLY FOR REPAIR
SINGAPORE MADE

1. Removing and Installing the Tray

- Open the disc tray and turn the power OFF.
- 1. Push the tray gradually into the unit (1) by your hand. In this condition, the gear will be released (2).
- 2. Push the rear end of the tray toward the front to remove the tray until it stops (3).




- 3. Remove the two screws (4) of the tray stopper.
- 4. Draw out the tray (5).



DISASSEMBLY FOR REPAIR
SINGAPORE MADE


1-2. Installing the Tray

- 1. Set the gear to the position (A) shown in the diagram.
- 2. Insert the tray along with the guide rails on the both sides.




2. Installing the Loading Gear

- 2-1. Installing the Drive Gear
Align the drive gear with the cutout section of the control cam to install it.




- Note :** When the power can not be turned ON, or when the tray can not be opened by pressing the OPEN key :
- 1) Rotate the control cam by a screwdriver, etc. set into the hole on the bottom plate of the unit as shown (1).
 - 2) When the tray is comes out slightly, the gear is released. Then take out the tray toward the front (2).





DISASSEMBLY FOR REPAIR SINGAPORE MADE

3. Removing the Pickup


- Remove the tray.
- 1. Remove the two screws (1) and remove the catch of the clumper.



- 2. Remove one screw and take out the gear (2).
 - 3. Remove the two shaft clumper (3).
 - 4. Remove the pickup in the direction of the arrow (4).
- Note 1 :** When installing the pickup :
- o Install the pickup so that the metal fittings are engaged with the guide of the pickup (A).
 - o Keep the flat cable from the pickup away from the unit as far as possible (B).
- Note 2 :** When the pickup has been replaced :
- o For the protection of the laser diode (LD), the LD short land of the pickup may be shorted. If so, after connecting the connector, unsolder the short land (C).



BLOCK DIAGRAM



CIRCUIT DESCRIPTION

1. Component Functions

1-1. Control Circuit Unit (X29-1990-00)

Components	Part No.	Use/Function	Operation/Condition/Interchangeability
IC1	M5223P	OP AMP	Deviation Amplifier of the ALPC circuit
Q1	Z5C3246	Transistor	Constant Current/Voltage Ripple Filter for +5 V of the ALPC circuit
Q2	Z5C945 (A) (Q, C) Z5C1740S (Q, R)	Transistor	Constant Current/Voltage Deviation amplifier for +5 V of the ALPC circuit
Q3	Z5A733 (A) (Q, P) Z5A933S (Q, R)	Transistor	Constant Current/Voltage Ripple Filter for -5 V of the ALPC circuit
Q4	Z5A733 (A) (Q, P) Z5A933S (Q, R)	Transistor	ON/OFF Control Switch of the Laser of the APLC circuit (When LDON is "L", then OFF, and when "H", then ON)
Q5	Z5A733 (A) (Q, P) Z5A933S (Q, R)	Transistor	Laser drive transistor of the APLC circuit

1-2. CD Player Unit (X32-1400-10)

Components	Part No.	Use/Function	Operation/Condition/Interchangeability
IC1	TA8101N	RF Servo IC	Producing of and Data Slicing of the Focus Area AMP, Tracking Area AMP, and RF Sub-beam Signal AMP for the EFM1 Summing Signal
IC2	NJM2058D	OP AMP	OP AMP for (1/4) Vref (2/4) Focus Coil Drive (3/4) Tracking Coil Drive (4/4) Feed Motor Drive
IC3	TC9201BF	Servoprocessor	CLV Control of the Feed Servo, Search Control and Disc Motor
IC4	TC9200BF	LSI Digital Signal Processor	LSI for Synchronizing Isolation, EFM Signal Demodulator, Error Detector, Correction Processor
IC5	LC3518BSL-15	S-RAM	16K RAM for Signal Processing
IC6	NJM4558D	OP AMP	(1/2) Tracking Coil Drive (2/2) Disc Motor Drive
IC7	NJM4558D	OP AMP	(1/2) Tracking Coil Drive (2/2) Feed Motor Drive
IC8	NJM4558D	OP AMP	(1/2) Tray Motor Drive (2/2) OP AMP for Producing the Reset Signal
IC9	TC74HCO2AP	NOR GATE	(1/4) Inverter for the LRCK Signal (2/4) Inverter for 16.9344 Mhz (3/4) Inverter for Bit Clock (4/4) Inverter for Bit Clock
IC10	PD0036	Digital Filter	Eight Times Over Sampling Digital Filter
IC11	TC74HC74AP	FLIP/FLOP	D FLIP/FLOP for the LRCK Latch
IC12	NJM4558D	OP AMP	(1/2) OP AMP for -5 V (2/2) OP AMP for +5 V

CIRCUIT DESCRIPTION


Components	Part No.	Use/Function	Operation/Condition/Interchangeability
IC13, 14	PCM56P-L-1	D/A Converter	16 bit D/A Converter
IC15, 16	NJM4565D	OP AMP	Seventh LFP AMP
IC17	μPD75212ACW-089	Microprocessor	Control of Display, Input processing of each KEY and Servo IC
IC18	M5218P	OP AMP	OP AMP for headphones
Q1	DTA124EN	Digital Transistor	Inverting Circuit to drive Q2
Q2	DTC124EN	Transistor	Switch to stop control of the Data Slice Level during STOP
Q4	Z5C3940A	Transistor	Focus Coil Drive
Q5	Z5B772 (Q, P)	Driver	Driver for Feed, Tray and Tracking Control
Q6	STA341M	Driver	Disc Motor Drive
Q7	Z5C3940A	Transistor	For Transistor Reset
Q8	Z5A1534A	Digital Transistor	ON/OFF Switch for De-emphasis
Q10	DTA124EN	Digital Transistor	Ripple Filter to stabilize the +5 V power
Q11	Z5D1944	Ripple Filter	Ripple Filter to stabilize the -5 V power
Q12	Z5A954 (L, M)	Ripple Filter	Wide use supply voltage control (-30 V)
Q13	Z5A954 (L, M)	Ripple Filter	FET for +6 V
Q14	Z5K246 (Y, GR)	FET	Ripple Filter to stabilize the +6 V power
Q15	Z5A954 (L, M)	Ripple Filter	Ripple Filter to stabilize the -6 V power
Q16	Z5C2003 (L, M)	Ripple Filter	Muting switch
Q17	Z5C945 (A) (Q, P)	Switch	De-emphasis switch
Q18	Z5C945 (A) (Q, P)	Switch	Muting switch
Q19, 20	Z5C2878 (B)	Switch	De-emphasis switch
Q21, 22	Z5C2878 (B)	Switch	Muting switch

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

2. Set Mode Flow Chart


2-1. Flow Chart after POWER ON



3. Test Mode

3-1. Selection of Test Mode

Different from normal microprocessors, when in Set Mode (normal conditions) it is possible to set the IC so that it is in Test Mode all the time. This is done by shorting the Test Pin (this will only work when there is a Disc loaded). Also, even if the Test Pin is shorted during POWER ON, the microprocessor will be in Testing Mode as usual.



CIRCUIT DESCRIPTION

3-2. Enable Keys and Functions in Test Mode


No.	Key name	Function	TRACK NO. display																																				
1	PLAY	1 Focus servo..... ON 2 Tracking servo..... ON 3 Feed servo..... ON	05 Display for several seconds after completing 1, 2, 3 Display disc TRACK No																																				
2	CHECK	1 Focus servo..... ON 2 Tracking servo..... OFF 3 Feed servo..... OFF	03																																				
3	CLEAR	1 Focus servo..... ON 2 Tracking servo..... ON 3 Feed servo..... OFF	04																																				
4	STOP	1 Focus servo..... OFF 2 Tracking servo..... OFF 3 Feed servo..... OFF	01																																				
5	REPEAT	1 Tray open 2 Laser..... ON The REPEAT function will be cancelled when tray is pushed in and closed. Display TRACK NO. will be "	02																																				
6	▶▶	During STOP, the pick-up will move a little outward. When feed servo ON, track gain is "H".																																					
7	◀◀	During STOP, the pick-up will move a little inward. When feed servo ON, track gain is "L".																																					
8	▶▶	All FL display lit																																					
9	◀◀	All FL display OFF Will jump only the following tracks																																					
10	10 KEY (0-9)		<table border="1"> <tr> <td>Key</td> <td>1</td> <td>2</td> <td>3</td> <td>4</td> <td>5</td> </tr> <tr> <td>Number of tracks</td> <td>1</td> <td>4</td> <td>16</td> <td>32</td> <td>1000</td> </tr> <tr> <td>Direction</td> <td colspan="5">Outward</td> </tr> <tr> <td>Key</td> <td>6</td> <td>7</td> <td>8</td> <td>9</td> <td>0</td> </tr> <tr> <td>Number of tracks</td> <td>1</td> <td>4</td> <td>16</td> <td>32</td> <td>1000</td> </tr> <tr> <td>Direction</td> <td colspan="5">Inward</td> </tr> </table>	Key	1	2	3	4	5	Number of tracks	1	4	16	32	1000	Direction	Outward					Key	6	7	8	9	0	Number of tracks	1	4	16	32	1000	Direction	Inward				
Key	1	2	3	4	5																																		
Number of tracks	1	4	16	32	1000																																		
Direction	Outward																																						
Key	6	7	8	9	0																																		
Number of tracks	1	4	16	32	1000																																		
Direction	Inward																																						
11	OPEN/CLOSE	If tray is closed after open, TRACK NO 2, 6, 7, 8, 10, 13, 22 will be programmed and the test mode will be cancelled.																																					
12	P. MODE	TRACK NO. 2, 6, 7, 8, 10, 13, 22 will be programmed and the test mode will be cancelled.																																					

Note: While in test mode, since tact key and the printed circuit board are being tested, the TRACK NO. will not be displayed.


CIRCUIT DESCRIPTION

4. Microprocessor μ PD75212ACW-099

4.1. Pin Connection Diagram



4-2. Block Diagram



CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

4-3. Port Function Description

Pin No.	Port name	I/O	Function name	Operation
1~2	S3~S0	O	d~3	FL Segment Control Pin (used together with KEY_SCAN SIGNAL)
5	P00/INT4	I	NC	No Connection
6	P01/SCK	I	NC	No Connection
7	P02/SO	I	NC	No Connection
8	P03/SI	I	NC	No Connection
9	P10/INT0	I	RCI	Remote Control Input Pin
10	P11/INT1	I	NC	No Connection
11	P12/INT2	I	TEST	Test Mode Input Pin ("H": Active)
12	P13/INT0	I	NC	No Connection
13	P20	O	RMUTE	Analog Mute Control Pin ("L": Active)
14	P21	—	NC	No Connection
15	P22	O	DACO	TC9201BF DA/CO Control Pin
16	P23	O	BUCK	TC9201BF BUCK Control Pin
17	P30	—	NC	No Connection
18	P31	I	SLTSW	Sled Limit Switch ("L": most inward)
19	P32	I	OPNSW	Tray OPEN Switch (when OPEN: "L")
20	P33	I	CLSSW	Tray CLOSE Switch (when CLOSE: "L")
21	P60	I/O	BUSY	Serial BUSY Signal Input Pin
22	P61	I/O	SDATA	Serial DATA Signal Input Pin
23	P62	O	CLSM	Tray Motor CLOSE Pin
24	P63	O	OPNM	Tray Motor OPEN Pin
25~28	P40~P43	I/O	BUS0~BUS3	TC9201BF DATA Input Pin
29	PPO	—	NC	No Connection
30	X1	I	X1	System Clock Input Terminal
31	X2	—	X2	System Clock Input Terminal
32	V5s	—	V5s	GND
33, 34	XT1, XT2	—	NC	No Connection
35~38	P50~P53	I	KD0~KD2	KEY RETURN for KEY MATRIX Input Pin
39	RESET	I	RESET	RESET Input Pin ("L": Active)
40~48	T0~T8	O	G9~G1	FL DIGIT Control Pin
49	T9	—	NC	No Connection
50~53	PH3~PH0	—	NC	No Connection
54, 55	S11, S10	O	1, k	FL Segment Control Pin
56	VLOAD	I	VLOAD	Negative Voltage for FL Drive (—29 V)
57	VPRE	I	VPRE	FL Pre-driver voltage
58~63	S8~S4	O	j~e	FL Segment Control Pin (used together with KEY_SCAN SIGNAL)
64	VDD	—	VDD	Power (+4.5 V)


5. RF Servo IC TA8101N (X32-1400-10:IC1)

The TA8101N IC was developed for the Focus Tracking Servo CD Player Pick-up Three-beam Method. When used with the Servoprocessor TC9201BF, with the use of very few external components, a Servo system can be constructed to process the Servosignals.

- Being able to produce the Focus Error, Tracking Error, EFM1 RF and Sub-beam Signals internally very few external components are needed.
- In the exchange of data with the Servoprocessor TC9201BF, it is to achieve smooth Focus and Tracking Servo control with the Pick-up.
- There is an internal Data Slice Circuit

Note: In the operation diagram, the C and R numbers differ from those actually used in the circuit.

5-1. Block Diagram



CIRCUIT DESCRIPTION

5-2. Pin Connections

Pin No.	Port name	I/O	Operation
1,2	FS1, FS2	I	MAIN BEAM (I-V) CONVERTER INPUT PIN
3	VREF	O	REFERENCE VOLTAGE SUPPLY OUTPUT PIN (4-22 V)
4	TS1	I	SUB-BEAM (I-V) CONVERTER INPUT PIN
5,6	TS1F, TS2F	O	SUB-BEAM (I-V) CONVERTER OUTPUT PIN
7	TS2	I	SUB-BEAM (I-V) CONVERTER INPUT PIN
8	Vcc	-	POWER (4-5V)
9	RFN	I	RF AMP ANTI-PHASE INPUT PIN
10	RFO	O	RF AMP OUTPUT PIN
11	RFI	I	RF SIGNAL INPUT PIN
12	SLP	I	POSITIVE PHASE SLICE LEVEL CONTROL AMP PIN
13	SLN	I	ANTI-PHASE SLICE LEVEL CONTROL AMP PIN
14	GND	--	GND PIN
15	EFO	O	EFM SIGNAL DATA SLICE OUTPUT PIN OPEN COLLECTOR OUTPUT
16	ZCL2	I	POSITIVE PHASE STATUS COMPARTOR INPUT PIN
17	ZC2	O	STATUS COMPARTOR OUTPUT PIN OPEN COLLECTOR OUTPUT
18	ZCL1	I	POSITIVE PHASE STATUS COMPARTOR INPUT PIN
19	ZC1	O	STATUS COMPARTOR OUTPUT PIN OPEN COLLECTOR OUTPUT
20	SEL	I	ANALOG SWITCH CONTROL SIGNAL INPUT PIN
21	TSN	I	ANTI-PHASE TRACKING SERVO AMP INPUT PIN
22	TSO	O	TRACKING SERVO AMP OUTPUT PIN
23	F50	O	FOCUS SERVO AMP OUTPUT PIN
24	FSN	I	ANTI-PHASE FOCUS SERVO AMP INPUT PIN
25	COSC	O	CONDENSOR CONNECTION FOR THE PRODUCING OF THE FOCUS SEARCH SIGNAL
26	OSCI	I	INTERNAL VOLTAGE SUPPLY CONTROL PIN
27	FEI	I	FOCUS ERROR SIGNAL INPUT PIN
28	FEO	O	FOCUS ERROR AMP OUTPUT PIN
29	FEN	I	ANTI-PHASE FOCUS ERROR AMP INPUT PIN
30	FEP	I	POSITIVE PHASE FOCUS ERROR AMP INPUT PIN

5-3. OUTLINE

The Focus Tracking Servo IC for the Pick-up AMP in the Three-Beam Method, TN8101N, is used with the Servoprocessor TC9201BF.

Also, the TA8101N consists of an RF AMP, Focus AMP, Tracking Error AMP, Focus Error Output AMP (Focus Servo), Tracking Error Output AMP (Tracking Servo), Data Slicer and Status Comparator. The following will explain the operation of these.

CPU PROCESSING DURING POWER ON




Diagram 5-1 shows a simple explanation of the System Mode Division in that the whole stream of the MPU processing of each operation can be seen.

CIRCUIT DESCRIPTION

System mode details are in reference to TC9201BF technical information

SEL Element input	System mode	Status comparator data		Details
		ZC1 side	ZC2 side	
H	Focus gain adjustment Focus search	FEI	SBAD	Correction of pick-up dispersion in the focus servo Focus servo ON at cross over point
L	Tracking gain adjustment		RFRP	Correction of pick-up dispersion in the tracking servo
HIZ	Nonplay, normal play	TSO	SBAD	Play (detection of scratches and shocks)
L	Special play		RFRP	Refer to TC9201BF technical information
L	Tracking search			Song beginning, fast forward, rewind

FEI: focus error signal, SBAD: sub-beam summing signal
TSO: tracking error signal, RFRP: RF ripple signal

Diagram 5-1 System Mode Division

CIRCUIT DESCRIPTION

5-4. Operation Information

RF AMP

The 1/4 pin photodiode output for the Main Beam Detection of the Pick-up Three-Beam Optical Method is shown in Diagram 5-1. Pins FS1 and FS2 of TA8101N are directly connected to the above output so that (B+D) and (A+C) signals are input here. The (B+D) and (A+C) signals are converted from current to voltage in Converter 1a and 1b (I-V). The summed signal (A+B+C+D) passes through the RF AMP and is output from the RFO pin. Since the pin photodiode is an equalized constant voltage supply, the circuit is designed so that the insertion loss of the gain to

the RFO output will be typically 81 kΩ (R2, C1 excluded) when the external feedback resistor (VR1+R1) of the RF AMP is 27 kΩ. The insertion loss for FS1 or FS2 to RFO is calculated as follows:

$$RT(RF) = 3RNFI = 3 \times 27 \text{ k}\Omega = 81 \text{ k}\Omega$$




Diagram 5-1 RF AMP Construction

Focus Error AMP

The signal difference [(A+C) - (B+D)] between Converter 1a (I-V) and Converter 1b (I-V) is output from the FEO pin after passing through the Focus Error AMP. The circuit is designed so that the gain from the Converter (I-V) to FEO will have a typical insertion loss of 123 kΩ (external resistance is RNF2 = VR2 = VR3 = VR4 = 82 kΩ).

The output from the FEI attenuator is adjusted for focus gain in TC9201BF. From the two analog switches, FEL1 and FEL2, it is attenuated to about 0.8 Vp-p, the Pick-up dispersion is corrected and then it is input to the Focus Servo AMP.

VR2 is used as the balancer for the Focus Error Signal where the offset is adjusted. The insertion loss for FS1 or FS2 to FEO is calculated as follows:

$$RT(FE) = 1.5 \times RNF2 = 1.5 \times 82 \text{ k}\Omega = 123 \text{ k}\Omega$$




Diagram 5-2 Focus Error AMP Construction

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

- Setting of R5 ~ R8 for Focus Gain Adjustment
The following simply explains the operations for Focus Gain Adjustment and the method for setting R5 ~ R8.
- 1) Focus Gain Adjustment
 - As soon as Focus Gain Adjustment is started, FEL1 and FEL2 of TC9201BF become VREF.
 - During Focus Gain Adjustment the internal Focus Error Signal of TC9201BF is in Peak Data Hold Mode. The Peak Data achieved is set to the internal resistor.
 - As soon as Focus Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded. FEL1 and FEL2 are then set to either one of the conditions shown in Diagram 5-4. (Refer to TC9201BF Technical Information for details)

- 2) Setting Method of R5 ~ R8
 - The peak values of the Focus Error Signal within the Pick-up dispersion during VREF, the compared range of R5 ~ R8 of pins FEL1 and FEL2 are set as shown in Diagram 5-4 (R6 is self setting).
 - Each Focus Error Signal within the range is set with R6 ~ R8 to about 0.4 Vp-o (about 0.8 Vp-p) peak value at the FE1 pin (Only R6 > R7). The attenuate amount of the Attenuator in Diagram 5-3 is as follows.

$$Kf = \frac{VEF1}{VEF0} = \frac{1}{1 + \frac{R5 + R6}{R7 + R8}}$$

Note: The peak value of the Focus Error Signal of the FEO pin is set so that the previous stage gain is more than 0.4 Vp-o within the Pick-up dispersion range.




Diagram 5-3 Focus Gain Adjustment Construction

	FEL2	FEL1	FEI Peak Value (Vp-o) (X VREF)
FEL1	FEL2	FEL1	0.25
VREF	VREF	VREF	0.156
Hi Z	VREF	Hi Z	0.125
VREF	Hi Z	Hi Z	0.0937
Hi Z	Hi Z	Hi Z	0

Diagram 5-4 Pin FEL1 and FEL2 Conditions

CIRCUIT DESCRIPTION

Tracking Error AMP

As shown in Diagram 5-5, the Pin Photodiode output for the detected Pick-up Sub-beam of the Three-Beam Optical Method are connected directly to the TS1 and TS2 pins where the F and E signals are input.




Diagram 5-5 Tracking Error AMP Construction

Focus Error Output AMP

Diagram 5-6 is constructed of the Triangle Tooth Wave Producing Circuit, the FSO AMP used as the phase compensator for Focus signals and the control circuit that switches the Focus Servo Signal and the Focus Search during Normal Play.




Diagram 5-6 Focus Error Output AMP Construction

CIRCUIT DESCRIPTION

Diagram 5-7 shows the timing of each part.




Diagram 5-7 Each Timing of the Focus Servo Signals

A simple explanation of each part is as follows.

- 1) Triangle Wave Emitting Circuit
The Triangle Wave is emitted in the Oscillator Circuit (COSC) into charge and discharge which is then adjusted in RCSI.
- From this the reference is set by COSC and RCSI during Focus Search.
- ROSC is to keep the reference point stable during Focus Search Start where it is the discharge resistor for COSC.
- Each current VOSC can be calculated as follows:

$$I_{CSI} = \frac{V_{CC}}{2 \cdot R_{CSI} + 10 \times 10^3} \cdot I_{OSC} = \frac{1}{4} \cdot I_{CSI}$$

$$V_{OSC} = I_{OSC} \cdot \frac{R_{OSC}}{1 + j\omega \cdot R_{OSC} \cdot C_{OSC}}$$

Furthermore, during Focus Search, the VOSC Focus Lens should be set at a level where there is ample space to move vertically.




Diagram 5-8 Triangle Wave Producing Circuit

Tracking Error Output AMP

By inputting the Tracking Error Signal, just explained, the Tracking Servo Signal is emitted in reference with VREF. It is designed so that the gain up to the TSO including the TE AMP will have any insertion loss of 540 kΩ. Feedback Resistance: RNF3 = R9 = R10 + VR3 = 270 kΩ, RNF4 = R20 + R21 = 20 Kohm. (Note: RNF4 does not include R22 and R23)

The level of the TSO amount is set by using the analog switches TEL1 and TEL2 of TC9201BF to do Tracking Gain Adjustment. The TSO output voltage is about 8 Vp-p at this time.

$$R_T(TS) = R_{NF3} \times R_{NF4} = 10 \times 10^3$$

Furthermore, the Pick-up Tracking Actuator Gain Characteristics and the Phase Characteristics are to be used together for each reference of the Phase Compensation Circuit.

For detailed information of the operation of TESH, TEOF, TGUL, TGUH and DFCT pins, refer to the TC9201BF technical information.

The insertion loss from TS1 or TS2 to TSO can be calculated as follows:




Diagram 5-9 Tracking Error Output AMP Construction

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

Setting of R20 ~ R23 for Tracking Gain Adjustment

The following simply explains the operations for Tracking Gain Adjustment and the method for setting R20 ~ R23.

- 1) Tracking Gain Adjustment Operations
 - As soon as Tracking Gain Adjustment Operations are started, TEL1 and TEL2 of TC9201BF become HI-Z.
 - During Tracking Gain Adjustment the internal Tracking Error Signal of TC9201BF is in Peak Data Hold Mode. The Peak Data achieved is set to the internal resistor.
 - As soon as Tracking Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded. TEL1 and TEL2 are then set to either one of the conditions shown in Diagram 5-11. (Refer to TC9201BF Technical Information for details)

2) Setting Method of R20-R23

- The peak values of the Tracking Error Signal within the Pick-up dispersion during HI-Z, are set to within the range of R20 ~ R23 of pins TEL1 and TEL2 as shown in Diagram 5-11.
- Each Tracking Error Signal within the range is set with R22 and R23 to about 0.4 Vp-o (about 0.8 Vp-p) peak value at the TSO pin.
- The attenuation amount of the Attenuator in Diagram 5-10 is as follows:

$$K_T = \frac{V_{TSO}}{V_{TEO}} = - \left\{ \frac{R_{20} + R_{21}}{20 \times 10^3} + \frac{1}{20 \times 10^3} \left(\frac{1}{R_{22} + R_{23}} \right) \right\}$$

• Data Slicer

The Data Slicer changes the EFMI RF Signal into a Digital Signal.

By using the fact that averagely EFMO is equal to Zero DC during H and L periods, the ELMO with the AC content excluded for the Slice Level of the Data Slicer is feedback and used (Diagram 5-13). When using this for the Digital PLL Circuit of TC9201BF, the Slice Level is fixed.

This is possible because TC9201BF has an internal Data Correction Circuit and thus removes problems coming from Disc Production dispersion of a symmetry jitter (No adjustment).

Also, the EFMO is used for Open Collector Output. It is suggested to connect a Pull-up Resistor of roughly 2.2 kΩ to the Digital Supply Voltage to assist the EFMO Start Up Characteristics.




Diagram 5-10 Tracking Gain Adjustment Construction

TSO Peak Value (Vp-p) (X VREF)	
TEL1	TEL2
HI-Z	HI-Z
VREF	HI-Z
HI-Z	VREF
VREF	VREF
	0

Diagram 5-11 TEL1 and TEL2 Pin Conditions

CIRCUIT DESCRIPTION

• Data Slicer

The Data Slicer changes the EFMI RF Signal into a Digital Signal.

By using the fact that averagely EFMO is equal to Zero DC during H and L periods, the ELMO with the AC content excluded for the Slice Level of the Data Slicer is feedback and used (Diagram 5-13). When using this for the Digital PLL Circuit of TC9201BF, the Slice Level is fixed.

This is possible because TC9201BF has an internal Data Correction Circuit and thus removes problems coming from Disc Production dispersion of a symmetry jitter (No adjustment).

Also, the EFMO is used for Open Collector Output. It is suggested to connect a Pull-up Resistor of roughly 2.2 kΩ to the Digital Supply Voltage to assist the EFMO Start Up Characteristics.




Diagram 5-12 Data Slicer Construction




Diagram 5-13 Slice Level Construction

CIRCUIT DESCRIPTION

• Status Comparator

The AD converted data of the FEI, TSO, SBAD and RFRP signals for each mode (in Diagram 5-1, Page 18) is needed internally for TC9201BF. The Status Converter is used for this AD conversion. With the Up/Down Counter and DA Converter in TC9201BF and the Status Converter in TA8101N working together a "Follow-up/Comparator" AD Converter is constructed. Thus the four signals are digitalized (5 bit data) as shown in Diagram 5-14 (Refer to TC9201BF Technical Information for further details).

Also shown in Diagram 5-14, the circuit is designed so that the Dynamic Range of the Comparator Input is 0 — VREF (+2.2 V). Since the Comparator (CZC) Output is an Open Collector Output, a 10 kΩ Pull-up AMP should be used.




Diagram 5-14 Status Comparator Construction

1) Sub-beam Summed (SBAD) Signal Emitting Circuit
The Sub-beam Summed (SBAD) Signal is a Summed Signal of Converter 2a and 2b (I—V) where the Focus ON/OFF Half Normal Signal and the Disc Scratches (drop out) detection information is used.

The SBAD signal, as shown in Diagram 5-1 (page 18), is selected from the System Mode when needed, passed through the Status Comparator (CZC) and is supplied to the CMOS Servo Processor, TC9201BF.





Diagram 5-15 SBAD Signal Emitting Circuit Construction



(DFCT1 Black Dot at Feed Out Side,)
(DFCT2 Interruption in Information Layer,)

Diagram 5-16 SBAD Signal Operation Wave Forms

CIRCUIT DESCRIPTION

6. Digital Signal Processing LSI TC9200BF (X32-1400-10:IC4)


The TC9200BF is an LSI developed for Synchronizing Detachment, EFM signal demodulation, Error Detection and Revision.

A simple CD Player Processor can be constructed by using the TC9200BF.

- Synchronizing Pattern Detection, Synchronizing Signal Protection and inter-polar operation are made possible.

- Equipped with an internal Sub-Code Signal Demodulation Circuit. Interface with the CPU is easily made.
- By using the CIRC Revision Logic, revision capacity of four C1 and two C2 revision sections (complete revision of up to eight frame BUST Error) are available.
- Equipped with ± 5 Frame Jitter Correction Capacity
- Equipped with an internal Muting Signal Detection Circuit (Smooth Muting Operation with the use of Zero Cross Detection of the output data)
- -12 dB attenuation is possible.

6-1 Block Diagram



CIRCUIT DESCRIPTION

2) RF Ripple (RFRP) Signal Emitting Circuit: RF Detection Peak/Bottom Detection

The RF Ripple (RFRP) Signal is On-Track Information that is passed through the Status Converter (CZC) before being supplied to the CMOS Servo Processor, TC9201BF. When needed, the RFRP Signal is selected from the System Mode, as shown in Diagram 5-1 (page 18). During Tracking Gain Adjustment, the Focus ON/OFF Half Normal Information and during Tracking Search, the Tracking Error Signal

are used for Track Count Information and Search Converged Information.

The RF Ripple Signal is achieved by taking the differential of the RF Signal Peak and Bottom Hold Signals.

In the actual RF Signal there is Low Frequency Fluctuation but by taking differential, the fluctuation is taken out and thus a stabilized RFRP wave form is achieved.




Diagram 5-17 RFRP Signal Producing Circuit Construction




Diagram 5-18 RFRP Signal Operation Wave Form

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

6-2. Pin Configuration NOTE: EXTERNAL RAM = 8 BIT x 2K

Pin No.	Port Name	I/O	Operation
1 ~ 6	AD4 ~ AD9	0	External RAM Address Signal Output Pin
7	RW	0	External RAM Read/Write Signal Output Pin
8	CE	0	External RAM Chip Enable Signal Output Pin
9	AD10	0	External RAM Address Signal Output Pin
10 ~ 17	I/O-7 ~ I/O-0	I/O	External RAM Data Bus Line
18, 19	TE55, TES4	1	Test Pin. Normally used in "H" or OPEN
20	EXCK	1	Sub-code P ~ W and SO+S1 Data Reading Clock Input Pin
21	SUBD	1	Sub-code P ~ W Output Pin. Data set with the internal resistor at PFCCK fall point
22	VSS	—	GND Pin
23	VDD	—	Power (+5 V)
24	SBOK	0	Sub-code Signal Q Data CRC Check Decision/Result Pin (Normal "H", Error "L") The Decision/Result is output one block prior to the 80-bit Q Data being output.
25	SUBQ	0	Sub-code Signal Q Output Pin. PFCCK fall edge synchronized before Q Data is output.
26	SO, S1	0	Sub-code Sink SO and S1 Pin. When Sub-code Sink is detected in SO or S1, "H" level is output for that frame (PFCCK fall is edge synchronized)
27	PFCCK	1	Play Mode Frame Cycle Signal Output Pin. f = 7.35 kHz (Duty Cycle = about 50%)
28	PLCK	1	Data Reading Clock Input Pin. Clock produced the PLL Circuit in reference to the RF signal played from the DISC During PLL Phase Clock. 4.32 MHz (Duty Cycle = 50%)
29	EFMI	1	EFM Signal Input Pin. Synchronized to the PLCK and then input.
30, 31	NC	—	No Connection
32	SCDA	1	Control Data Serial Input Pin. Serial Data Input of Each Frame from TC9201BF
33	SPDA	0	Processor Status Output Pin. Information such as Synchronized conditions in Frame Units. Revised Decision/Result Processing. Memory Buffer Capacity is serial output.
34	COFS	0	Revision Mode Frame Synchronized Output Pin. f = 7.35 kHz (X tal divided)
35	WDCCK	0	Word Clock Output Pin. Clock divided 16 times from BCK. (Duty Cycle = 50%) f = 86.2 kHz.
36	EMPH	0	Specified Emphasis ON/OFF Signal Output Pin. Confirmation of existence of Emphasis for the Q Data Control Bit (When "H", Emphasis ON) When the CRC Decision/Result is confirmed as OK twice, Emphasis is confirmed.
37	HOF	0	Output Data Correction Flag Output Pin. Flag added every 8 bits, at the same time as data output. LSB and MSB side are synchronized with the SYCK fall in Flag order.
38	CHCK	0	Channel Clock Output Pin. This is the WDCCK clock signal divided twice, when "L" level Lck and when "H" level Rch data is output. f = 44.1 kHz (Duty cycle = 50%)
39	BCK	0	Bit Clock Output Pin. f = 1,411.2 kHz (Duty Cycle = 50%)
40	Dout	0	Data Output Pin. The BCK fall is edge synchronized from the MSB side to be serial output.
41	SYCK	0	Symbol Clock Output Pin. This is the clock divided eight times from BCK. f = 176.4 kHz (Duty cycle = 50%)
42	ARTR	0	Rch Data Aperture Signal Output
43	APTL	0	Lch Data Aperture Signal Output
44	CK8M	0	8M Clock Output Pin. (X tal 16.9344 MHz clock divided twice)
45	17M0	0	17M Clock Output Pin. (X tal 16.9344 MHz Buffer Output)
46	NC	—	No connection
47	X-0	0	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency (X tal 16.9344 MHz)
48	X-1	1	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency (X tal 16.9344 MHz)
49	CKSE	1	Clock Selection Pin. When the X-Input Clock is "H" or OPEN then 16.9344 MHz, when "L" then 8.4672 MHz is selected
50 ~ 52	TES1 ~ TES3	1	Test Pin. Normally used in "H" or OPEN.
53	VDD	—	Power (+5 V)
54	VSS	—	GND Pin.
55	TES6	1	Test Pin. Normally used in "H" or OPEN
56 ~ 59	ADD ~ AD3	0	External RAM Address Signal Output Pin
60	TES7	1	Test Pin. Normally used in "H" or OPEN

6-3. Operation Information

6-3-1. EFM Signal Demodulation Mode Block Operation

• Synchronizing Signal Detachment Circuit

The Synchronizing Signal Detachment Circuit is divided into the Synchronizing Pattern Detection and Synchronizing Signal Protection Interpolar Circuits. The operation of each of these is shown as follows.

- 1) Synchronizing Pattern Detection Circuit
The detection of whether there are two consecutive patterns of 11T (1T = 1PLCK) from edge to edge in the HF Signal Picked-Up from the Disc is done thus creating the Frame Synchronizing Signal.




Diagram 6-1 Input Signal Timing Chart

CIRCUIT DESCRIPTION

2) Synchronizing Signal Correction/Interpolarity Circuit
The Frame Synchronizing Signal shown in Diagram 6-1 is used in the internal Demodulation Circuit for synchronizing but there is a possibility of miss detection due to the quality of the input signal if the Synchronized Signal is used as it is.

Therefore the following powerful Synchronizing Signal Correction Circuit is needed.
The Synchronizing Signal Detachment Circuit is shown in Diagram 6-2.

As shown in this Diagram, the whole circuit is constructed of a 1/588 Division Circuit, a Gate Signal Producing Circuit (WIND Gen.) and an Off Synchronizing Counter (NSFC).

Normally the Gate Signal (R-WIND) produced from the IFC output used for correction of the Proper Frame Synchronizing Signal (Only the Synchronizing Signal input to R-WIND is used for synchronizing the Demodulation Circuit).

When a non-synchronized condition continues, such as during POWER ON, when a Bust Error occurs or when the PLL circuit is instable, P-WIND from the WIND Gen. Output and Off Synchronizing Frame Counter (NSFC) are put into operation to effortlessly synchronize the condition.

See the following simple explanation for the steps taken in synchronizing.

1. The setting of the number of times of Off Synchronized Detection, N, is done by selecting one of the 2-bit N = 2, 4, 8, 12 in ESGL and ESGM.




Diagram 6-2 Synchronizing Signal Detachment Circuit Construction

2. When a condition where the Frame Synchronizing Signal does not enter R-WIND continues and NSFC output become N, the NSFC operation stops. At the same time the FSPS Output Level changes from "L" to "H", turning on each Correction Circuit.

3. When the FSPS Level changes to "H", P-WIND starts the SET RESET and the Frame Synchronizing Signal is synchronized with IFC.

4. When the Frame Synchronizing Signal is input to R-WIND, it is judged as the Proper Synchronizing Signal and the synchronized NSFC of IFC is cleared.

At this time, the FSPS Level changes to "L" and the Input Synchronized Pattern from the internal system completes synchronizing.

Also, besides the FSPS there is the FSLO Status Flag where FSLO and FSPS are output through the SCDA pin. ESGM and ESGL are input to the SCDA pin from TS9201BF.

WSEG details are available on Page 40.

ESGM	ESGL	N	WSEG	R-WIND Width
1	1	2	1	± 7 PLCK
1	0	4	0	± 3 PLCK
0	1	8		It is possible to change the R-WIND Width with WSEG.
0	0	12		

Diagram 6-1

CIRCUIT DESCRIPTION

• **EFM Signal Demodulation Circuit**
The EFM Signal Demodulation Circuit, with reference to the Main Frame Counter (IFC) of the Synchronizing Detachment Circuit, consecutively demodulates the Sub-code Signal within each frame and the 32 Symbol Data (Restored to digital signal from EFM) from 14 bits to 8 bits.




Diagram 6-3

• **Sub-Code Signal Demodulation Circuit**

The 8-bit data in each frame for control and display in sub-code P, Q, R, S, T, U, V, W, is set to the internal register before the leading edge of PFCK (pin 27). This is synchronized with the trailing edge of the read clock input from the EXCK pin. This is emitted in serial from the SUBD pin. Each condition for the output data is as follows.

SUBD OUTPUT	S0, S1 OUTPUT TIMING	NORMAL TIMING
P	When S0 output, "H"	Sub-code P Data
Q	When S1 output, "L"	Sub-code Q Data
R ~ W	Not Fixed	Sub-code R ~ W Data

Diagram 6-2 SUBD output data details




Diagram 6-4 Timing Example (1): During S1 Detection (Only Detect S0 one frame before)




Diagram 6.5 Timing Example (2): Normally

CIRCUIT DESCRIPTION

• **Sub-code Signal Q Data Demodulation Circuit**

The Sub-code Signal Q Data Demodulation Circuit demodulates the Q Data of the Sub-code Signal in units of 98 frames. It then does Error Detection/Judgement Processing of each data before output. In each system, the Sub-code Synchronizing Signal is synchronized at S0 and S1, so that the Error Detection/Judgement Processing can be done by consecutively reading CRCC 80-bit Q Data. From the SBOK pin Error Detector/Judgement results and from the SUBQ pin the demodulated Q Data are synchronized with the PFCk leading edge and then output.




Diagram 6-9 Sub-code Q Data Output Timing

• **Other**

In the Control Bit Information of the Sub-code Signal Q Data, the Emphasis ON/OFF Judgement Output is output through the EMPH pin. When the level of the EMPH Output is "H", the Emphasis is ON.




Diagram 6-7 Emphasis ON/OFF Output Timing

- **S0, S1:** The level of the Sub-code Synchronizing Signal Output is "H" in the frame during S0 and S1 detection.
- **SBOK:** The Sub-code Q Data CRCC Check Judgement Result Output is "H" level during No Error.

Each signal from S0 S1, SUBQ, SBOK and PFCk are moved to TC9201BF. The 80-bit Q Data is initially read into the internal RAM of TA9201BF. When needed, this data is sent from the bus line to the MPU through the CPU interface.

6-3-2 Error Detection, Delete and Correction Processing Mode Block Operation Information

The Clock Signal needed for internal operation is as shown in Diagram 6-8, where that by only connecting a crystal and condenser is all that is necessary.




Diagram 6-8 Note: Use a crystal with low CI values for best Start-up Characteristics

• **RAM Address Control Circuit**

TC9200BF reads modulated input data by use of the external RAM (8-bit x 2 k) address control and does deinterleave processing. Input Data Jitter Absorbing Capability for the memory has a capacity of ±5 frames; constant surveillance (Differential Detection) of the Input and Output Data Rates are provided in the design for best results of the RAM Address Control. In response to the condition of buffer capacity, the following DIV+ and DIV- signals are output. DIV+ and DIV- are

used for Disc Motor CLV Servo Control and including the motor a Field Back Loop is constructed. Therefore, the actual Input Data Jitter Absorbing Capability is being enhanced. Also, when the buffer capacity exceeds ±5 frames, it is taken as Buffer Over thus the BUF-OV Signal is output. During BUF-OV, DIV+ and DIV- are reset, the Mute On Buffer capacity is forced to become -1. BUF-OV is thus cancelled, and the RAM Address Control is continued.




Diagram 6-9 Control Signal DIV+, DIV-, BUF-OV Output Timing

it is possible to externally monitor the Buffer Capacity by checking the Data Status Signal Output from the SPDA pin. As shown in Diagram 6-3, three bits: BUF 2 - 0, are

BUF2	BUF1	BUF0	Buffer Capacity	BUF2	BUF1	BUF0	Buffer Capacity
1	1	1	+6	0	0	0	+5
1	1	0	+5	0	0	1	+4
1	0	1	+4	0	1	0	+3
1	0	0	+3	1	0	0	+2
0	1	1	+2	1	0	1	+1
0	1	0	+1	1	1	0	0
0	0	1	0	1	1	1	-1
0	0	0	-1	0	0	0	-2
0	0	1	-2	0	0	1	-3
0	0	0	-3	0	1	1	-4
0	1	1	-4	1	1	1	-5
0	1	0	-5	1	0	0	-6

Diagram 6-3 Buffer Capacity Output Data

CIRCUIT DESCRIPTION

The selection of the frequency of the crystal is done by setting the CKSE pin.

CKSE = "L" f'xtal = 8.4672 MHz
CKSE = "H" f'xtal = 16.9344 MHz

CIRCUIT DESCRIPTION

• C1 and C2 Revision Circuit

Error Detection and Revision Processing in the CD is done in two places, C1 and C2.

- 1) C1 Detection/Revision Section
- 2) C2 Detection/Revision Section

For C1 Revision Processing, the Error Detection in each frame of the input data for High Priority Items is done as follows: one High Priority Item is deleted and two or more items are Error Flag Marked (C1 Ep).

C2 Detection/Revision Section
The data from C1 Detection/Revision Section is De-interleave Processed and sent to C2 Revision Section. Here, only when the ratio of a miss judgement is low, Revision Processing is done.

Because of this, the ClEp marks from C1 Revision Section are used as one judgement information in C2 Revision Section. Here up to two High Priority Items are deleted and three or more errors Correction Flag Marked (C2 Ep) and are moved to the Correction Output Mode.

The C1 and C2 Judgement Results are output through the SPDA pin as shown in Diagrams 6-4 and 6-5 and are used as Monitor Signals.

C1 S1	C2 S0	C1 Ep	Judgement Result
0	0	0	No Error
0	1	0	One Error Revised
1	0	1	Two or more Errors, No Revision

Diagram 6-4 C1 Revision Judgement Results

C2 S1	C2 S0	C2 Ep	Judgement Result
0	0	0	No Error
0	1	0	One Error Revised
1	0	0	Two Errors Revised
1	1	1	Three or more Errors Corrected

Diagram 6-5 C2 Revision Judgement Results

• Data Correction Output Circuit

The C2 Revision Processed Data is Scramble Processed (including two delay processing) under CD standards by the external RAM Address Control. This data is consecutively read from the external RAM in Output Word Order from the 8 bit LSB side.

The selection of each data between Direct Output, Average Correction Value Output or Prior Point Hold Output is done in reference to the C2 Ep Correction Mark Flags.

An example of the Correction Process Operation is shown in Diagram 6-10.




Diagram 6-10 Correction Process Operation Example

Correction Mark Flag (HOF)	Output Data	Output Mode
Dn	Dn	Direct Output
0	Dn	Direct Output
1	Dn-1+Dn-2	Average Correction Value
1	Dn-1	Prior Point Hold

Diagram 6-6 Correction Algorithm

Note: When the ~HOSTP Flag, explained on Page 40, is set to "L", the Correction Operation is stopped and changed to Direct Output Mode.

This flag is very useful when applied to the CD-ROM and CD Information Files.

Also, Correction Flag is added to each word data of the 8-bit LSB side (L-HOF) and 8-bit MSB side (M-HOF) individually and is output through the HOF pin in the order of L-HOF and M-HOF to the Correction Data and output simultaneously.
HOF Correction Algorithms is set to HOF = 1 if either L-HOF or M-HOF is 1.

CIRCUIT DESCRIPTION

• Attenuator Circuit

During Search, Fast Forward, and Reverse operations in the CD Player, there is a need for an Attenuator Circuit to lower the level of "harmful" sound.

A Fixed Attenuation Level of -12 dB enters from the SCDA pin where it is decided whether to attenuate or not. Internal switching is done in accordance to the ~ATT Signal.

When ~ATT = "L", -12 dB Attenuation

• Muting Circuit

When an abnormal signal enters, it is detected as an Error in the Revision Processing Mode and then eliminated in the Correction Output Circuit. But, a certain amount of Bust Error is repeated and that repeated low frequency sound is output. When a long Bust Error is emitted, the direct current signal, a poor quality sound, is output.

To avoid the just mentioned phenomenon, these signals are passed through the Muting Circuit.

The Muting Operations are explained in the following. When Muting Operations are started, the Attenuate Circuit (-12 dB) comes ON at the same time, and Zero Cross Detection is done.

The operation for each channel, L and R, are done individually where when the Zero Cross Data (Marked Beat Inversed) is detected, Muting is ON and the digital output data turns to "0".

Muting cancelling is done in the same way.

Control of the Muting Circuit is done with the input command ~MUTI and MUTC from the SCDA pin.

~ MUTI: Forced Muting Command

When "L", Muting is forced to ON

MUTI: Internal Muting Control Command

When internal "H" is detected, this command stands.

MUTING MODE	SET CONDITIONS	RESET CONDITIONS
64F-Er	When a 64-Frame Burst Error is detected in C1 Revision Mode	When two consecutive revision frames occur in C2 Revision Mode
DIN-MISS	When a De-interleave Miss occurs three consecutive times	
BUF-ON	When the Buffer Capacity exceeds ±5 Frames	

Diagram 6-7 Internal Muting Commands




Diagram 6-11 Muting Operation

CIRCUIT DESCRIPTION

• Data Output Circuit

This circuit outputs the input data from the Correction Output Circuit.
The channel data of both L and R, from the MSB side to Beat Serial, are output through the DOUT pin.

All the data output is synchronized with the BCK trailing edge

The signals with connection to the Output Data are shown in the Timing Chart, Diagram 6-12.




Diagram 6-12 Timing Chart

CIRCUIT DESCRIPTION

• Control Data Input Circuit

Information needed for TC9200BF internal processing is taken in serial mode from the SCDA pin of TC9201BF.

The circuit is designed so that data input, which is in reference with the Revision Mode Synchronizing Signal, COFS (f = 7.35 kHz), is taken in continuously.

Control Data Details:

- ~ATT: -12 dB Attenuation Command (When "L": Attenuation ON)
- ~MUTI: Forced Muting Command (When "L": Muting ON)

- MUTC: Internal Muting Control Command (When "L": Muting Stop)
- ~HOSTP: Correction Operation Stop Command (When "L": Correction Operation Stop)
- ESGM: Selection Signal for setting the times of Off-Synchronized
- ESGL: Detection in the Frame Synchronizing Signal Correction Circuit.
- WSEG: The Wind Control Signal of the Frame Synchronizing Signal Correction Circuit.




Diagram 6-13 Control Data Input Timing

• Process Status Signal Output Circuit

The Revision Processing Judgement Results and Memory Buffer Capacity Information in TC9200BF is output through the SPDA pin and moved to TC9201BF.

The data output, which is in reference with the Revision Mode Synchronizing Signal, COFS (f=7.35 kHz), is output continuously.

Process Status Signal Details:

- FSL0: Complete Synchronized Status Flag (When "L": Complete Synchronized Condition)
- FSPS: Synchronized Status Flag (When "L": Synchronized Condition)

- MUTO: Internal Muting Detection Flag (When "H": Muting ON)
Note: Will become "H" when 64F-Er., DIN-MISS, BUF-OV on Page 40 occur.
- C2 S1-0: C1 and C2 Revision Processing Judgement Result
- C1 C2-0: Memory Buffer Capacity Output Data
- BUF2-0: Disc Motor Control Signal
- DIV+, DIV-: Disc Motor Control Signal





Diagram 6-14 Process Status Signal Output Timing

CIRCUIT DESCRIPTION

7. Servo Processor TC9201BF (X32-1400-10:IC)

- The TC9201BF is an LSI developed for Pick-up Search and Search Control. Disc Motor CLV Servo Control and MPU incoming/outgoing command interface of the CD Player.
- When combined with the TAB101N Servo IC (Bi-polar C) and the TC9200BF Data Processor (CMOS LSI) a simple but powerful Servomechanism can be constructed with the use of very few external components.
- Equipped with an Internal Digital PLL Circuit
- With Four CPU Command Lines, a Clock Line and Acknowledge Line (Total: six lines) all information processing is made possible.
- Automatic Adjustment of Focus and Tracking Gain is made possible.
- The selection of Search Control for Finding Song Beginnings is possible when in any mode.

7.1 / Block Diagram



7-2. Pin Configuration

Pin No.	Port name	I/O	Operation
1	4MCK	O	4M Clock Output Pin. f = 4.2336 MHz (X'tal Divided)
2	RST	I	Reset Input Pin. Normally "H" or OPEN (When "L" System Reset)
3	LDC	O	Control Signal Output Pin for the Laser Diode Drive Circuit
4	SLP	O	ELM Signal Direct Input Pin
5	SLN	O	ELM Signal Inverse Output Pin
6	EFM1	I	ELM Signal Input Pin
7	FCSI	O	Focus Actuator Drive Signal Polar Command Output Pin
8	ZCL2	O	Internal DA Converter Output Pin 2
9	ZC2	I	External Comparator Output Signal Input Pin 2
10	ZCL1	O	Internal DA Converter Output Pin 1
11	ZC1	I	External Comparator Output Signal Input Pin 1
12	SEL	O	Pick-up Servo Mode Command Signal Output Pin
13	VR1	-	Internal DA Converter Power Pin. +2.2 V (Vref)
14,15	FEL1, FEL2	O	Analog Switch for Focus Gain Output Pin
16,17	TEL1, TEL2	O	Analog Switch for Tracking Gain Output Pin
18	FBRK	O	Focus Actuator Brake Signal Output Pin
19	FKC	O	Focus Actuator Drive Signal Output Pin
20	TKC	O	Tracking Actuator Kick Signal Output Pin
21	DFCT	O	Detect Deflection Pin. Only in Normal Play from the PU Output Signal Deflect is Detected During Detection VR2 becomes Electric Potential. (Normally, "Hi-Z")
22	TGUH	O	Tracking Servo Loop for Mid and High Range Phase Compensation Mechanism Switching Analog Switch Output Pin
23	VDD	-	Power (+5 V)
24	TGU	O	Tracking Servo Loop for Low Range Gain Switching Analog Switch Output Pin
25	TESH	I	Tracking Error Signal for Sample Hold Analog Switch Input Pin
26	TEOF	O	Analog Switch Output Pin for Tracking Servo Operation ON/OFF
27	FMON	O	Analog Switch Output Pin for Sending Servo Operation ON/OFF
28	DMFC	O	AFC Output Pin for Disc Motor CLV Servo
29	DMPC	O	APC Output Pin for Disc Motor CLV Servo
30	DMON	O	Analog Switch Output Pin for Disc Motor Drive Circuit Gain Switching
31	FMGU	O	Analog Switch Output Pin for Sending Servo Loop Gain Switching
32	VR2	-	Pick-up Servo Circuit. Disc Servo Circuit Reference Power Pin. +2.2 V (Vref)
33	FMBB	O	Control Signal Output Pin for Feed Motor Forward/Backward Movement
34	VDD2	-	Pick-up Servo Circuit. Disc Servo Circuit Power Pin. 2 x VR2
35	BAMK	I	8M Clock Input Pin. f = 8.4672 MHz (X'tal Divided)
36	WDCK	I	Clock Input Pin for Incoming/Outgoing Control Data
37	COFS	I	Revision Mode Frame Synchronizing Signal Input Pin. f = 7.35 kHz
38	SPDA	I	Serial Input Pin for Status Signal
39	SCDA	O	Serial Output Pin for Control Data
40	TES3	I	Test Pin (Normally "L")
41	SGS	I	PLL Circuit Selection Pin. When "H" Analog PLL Circuit and "L" Digital PLL Circuit Selection
42	PD	O	Phase Comparison Signal Output Pin for the PLL
43	X-O	O	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency
44	X-I	I	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency
45,46	TES2, TES1	I	Test Pin (Pull-up Resistor included) Normally "H" or OPEN
47	Dout	O	EFM Signal Output Pin
48	PLCK	O	Bit Clock Output Pin


CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

Pin No.	Port name	I/O	Operation
49	PFCK	I	Play Mode Frame Synchronizing Signal Input Pin. SUBCK, SBOK and SO S1 are synchronized to the fall edge of this signal and input. Also, the compared frequency of the AFC and APC are used for the CLV Servo.
50	SO S1	I	Sub-code Signal Synchronizing Pattern SO and S1 Input Pin
51	SUBO	I	Sub-code Signal O Data Input Pin. 80 bit O Data as one block is serial input, and saved in the internal RAM.
52	SBOK	I	Sub-code Signal CRC Check Judgement Result Input Pin. (Normal = "H", Error = "L")
53	VDD	-	Power (+5 V)
54	VSS	-	GND Pin
55-58	BUS0-BUS3	I/O	Incoming/Outgoing Command and Data Bus Line. With the BUCK Start-up, the Command and Data is internally released. Also during BUCK "H", the input data is output on the Bus.
59	DA/CO	I/O	Control Input/Output Pin for Command and Data Processing. When the MPU sends a One-Word Item Command, the pin is "L" (Input). When all the Command and Data has been correctly received and while BUCK is "L", the pin is "L" (Output). This is then used as the MPU Acknowledge (ACK) Signal (Normally "H").
60	BUCK	I	Clock Input Pin for the Incoming/Outgoing Command and Data. During Reception the "L" period will be more than 9 μ s and "H" period will be more than 4 μ s while less than 90 μ s. 4 μ s after BUCK Start-up, DA/CO and BUS0-3 will be switched.

7-3. Operation Information

- **Timing Producing Circuit**
The Timing Producing Circuit creates the clock frequency needed for internal operation (Master Clock is 8 MHz). The input conditions to the 84MK pin, as shown in Diagram



Note: Use a crystal with low CI values for best Start-up Conditions

Diagram 7-1

SGS Pin	84MK Pin	X-1 Pin	4MCK Output Pin	Notes
L	L	16.9344 MHz	X-1/4	Digital PLL ON
H	8.4672 MHz	17.2872 MHz	84MK	Analog PLL ON
		8.6436 MHz	2	

Diagram 7-1 Internal Clock Selection Mode

CIRCUIT DESCRIPTION

- **CPU Interface Circuit (CD Bus Control Circuit)**
The CD Bus Control Circuit was designed so that the connection between the general purpose 4-bit CPU and the TC9201BF could be easily achieved so that data communication could be done through only six lines: four lines of the I/O Data Bus (BUS 0-3), the Clock Line and the DA/CO line (for the Data and Command Differential Signal). The Bus Line conditions for the three modes, Idle Mode and the Read/Write Modes, are explained in the following 1) ~ 3).

Before this, though, the following points must be noted about the CD Bus and Data Communications between the CPU and TC9201BF

- 1 Only the CPU will output the BUCK.
- 2 The level of the BUCK will be "H" when there is no data being communicated.
- 3 The period of "H" level of the BUCK will be less than 90 μ s while data is being transmitted from the CPU.
- 4 The BUS 3-0 Input Data should be delayed by more the 4 μ s in reference to the BUCK trailing edge.
- 5 The BUS 0-3 and DA/CO pins should be an Open Drain CPU with Wired OR functions or Open Collector Type CPU with an I/O port.
- 6 The transmission/reception of one word (4 bits) data is to be done with the period from the current trailing edge to the next one.




Diagram 7-2 BUS Line Input/Output Construction

- 1) Idle Mode
This is the mode when there is no communications being done with the CPU. In this mode both the BUCK and DA/CO pin have an "H" level while the internal conditions for the Monitor Signal are being emitted through BUS 0-3. From BUS 0, "H" level, from BUS 1, AFCS, from BUS 2, ODRE, and from BUS 3, FOK external signals are to be output.

- AFCS Signal CLV Servo Mode Switch Signal (In Main Servo Mode, AFCS = "H", Level)
- ODRE Signal Sub-Code O Data Lead Enable Signal (In Lead Enable, ODRE = "L", Level)
- FOK Signal Focus ON/OFF Judgement Signal (In Focus ON, FOK = "H", Level)

See other reference documents for details of each of the above mentioned signals.

In Idle Mode, when either BUS 2 or 3 are "L" Level (Sub-Code O Data Lead Enable or Focus OFF), DA/CO Line will be "L" level. This means that the TC9201BF will break into the Idle Mode when DA/CO is "L" level. It is possible to make a smooth recovery when becomes FOK = "L" (Focus OFF).

CIRCUIT DESCRIPTION

2) Write Command Input Mode

This mode transmits the Write Command and Four-Word Data (CM-A)-(CM-D) from the CPU to TC9201BF. The first two words are Commands (C6 ~ C0) and the next two words are the Data (D7-D0). TC9201BF takes in the Command or Data of the BUS from the BUCK trailing edge and will then Echo Back the content on the BUS when BUCK is "H". Therefore, it is possible to confirm whether the Command or Data has been correctly received by checking the BUS 0-3 condition at BUCK Trailing Edge (since the BUS line is Wired OR, Error Detection during "L" is not possible). When a Write Command is input, it is synchronized to the BUCK trailing edge (Actually, the DA/CO and the CPU information is delayed by 4 μs after the BUCK trailing edge.

The same delay is needed in the Lead Command Input) Also, when a Write Command is input, the first word of the command BUS 3 is "H" level, while the DA/CO line becomes "L" (Command Transmission Start). When the second Command and Data word are correctly received, TC9201BF will return the ACK acknowledge signal, on the DA/CO Line (when the Write Command is correctly input and reception is complete, DA/CO Line is "L" Level). When this ACK is returned, the BUS line switches from Command Input Mode to Idle Mode again. If the ACK is not returned, this means that there is Reception Error, so the Command is sent again. This is same for a Read Command too.




Diagram 7-3 Write Command Input Example

CIRCUIT DESCRIPTION

3) Read Command Input Mode

In this mode, when a one-word Read Command (SQRD and STRD Command) from the CPU is transmitted, TC9201BF sends the designated data back through the BUS line. The handling of the BUCK and Commands are same as in Write Mode, but in Read Mode, when a command is input, BUS 3 line is "L" level while the DA/CO

line is "L" level at the same time. Therefore, whether the first word on the BUS 3 line is "H" or "L" differentiates between a Write and Read Command. When the transmission/reception of the designated data is complete, an ACK signal is returned to the CPU where the BUS line then switches to Idle Mode.




Diagram 7-4 Read Command Input Example

CIRCUIT DESCRIPTION

Details (Data D7 ~D0)
1 SETRO

- ATTC: Attenuate Control Signal for CKIC and CKICF (During Continuous Kick)
 - When "1" during Continuous Kick, ATT is ON.
- MUTC: TC9200BF Internal Muting Control Command
 - When "0": Internal Muting is OFF.
 - Sent to TC9200BF
- HOSTP: TC9200BF Correction Operation Stop Command
 - Normally "1"
 - When "0": Correction Operation is stopped.
 - Sent to TC9200BF
- GUPCL: Clear Control Signal for the Gain Up (GUP) Signal during Shock Detection
 - DEFECT Signal is cleared when GUP is "1".
 - DEFECT Signal is not cleared when GUP is "0".
- MCG: FSPS, DIV+ and DIV - Selection Signal
 - When "1": CPU combined information used from TC9178AF and during TC917F System operation
 - When "0": SPDA information sent from TC9200BF is used.
- FSPS : CLV Servo System Control Information
- DIV+ : CLV Servo System Control Information
- DIV- : CLV Servo System Control Information

APCG 1	APCG 2	PHASE COMPARISON FREQUENCY	DIVISION COMPARISON
0	0	1225 Hz	7.35 kHz/6
1	0	919 Hz	7.35 kHz/8
0	1	613 Hz	7.35 kHz/12
1	1	459 Hz	7.35 kHz/16

- WSEG: Wind Selection Signal for the TC9200BF Frame Synchronizing Signal Protection Circuit
 - Sent through the SCDA pin to TC9200BF

WSEG	WIND WIDTH
1	±7
0	±3

- ESGM : Circuit Setting Selection Signal for the TC9200BF
 - Frame Synchronizing Signal Protection Circuit for
- ESGL : Continuous Off-Synchronizing Detection
 - Sent through the SCDA pin to TC9200BF

ESGM	ESGL	NUMBER OF OCCURRENCES
1	1	2
1	0	4
0	1	8
0	0	12

- DMG: DMON pin Control Signal
 - When "1": during DMSV (CLV Servo ON) DMON = VREF
 - When "0": during DMSV (CLV Servo ON) If AFCS = 1 then DMON = "HIZ" If AFCS = 0 then DMON = "VREF" AFCS = 1 → Pre Servo Mode AFCS = 0 → Main Servo Mode

3 SETR2

- GUP1: When "1": Gain Up of the Tracking Servo during Shock Detection while Playing
- HYS1: When "1": Tracking Signal is to have Hysteresis Characteristics during Shock Detection while Playing
- GUP2: When "1": Gain Up of the Tracking Servo for 2-3 msec after Search completed.
- HYS2: When "1": Tracking Signal is to keep Hysteresis for 2-3 msec after Search completed.
- LDSP: When "0": LDC pin is "HIZ" during LDON (Same during Reset)
- RFRG1/2: RF Wipe Off Level Selection Signal

RFRG 1	RFRG 2	WIPE OFF LEVEL
0	0	01111
1	0	01110
0	0	01101
1	1	01100

- FMSS: When "0": Feed Servo OFF during Search Normally "1"

CIRCUIT DESCRIPTION

(4) Write Command (CM-D)

COMMAND	Hex	CODE								DATA				NOTES				
		C7	C6	C5	C4	C3	C2	C1	C0	D7	D6	D5	D4		D3	D2	D1	D0
PAUSE	A x	1	0	1	0									Number of Tracks N1				
FEED	B x	1	0	1	1									Number of Tracks N2				64 x N2 Track Kick
NKIC	C x	1	1	0	0				B	F	T	B		Number of Tracks N1				N1 Track Kick
NKICF	D x	1	1	0	1				R	G	G	F		Number of Tracks N1				N1 Track Kick (Feed Motor Sending Included)
CKIC	E x	1	1	1	0								X	X	T		Number of Tracks N3	N3 Continuous Track Kick T: Speed Select
CKICF	F x	1	1	1	1								X	X	T		Number of Tracks N3	N3 Continuous Track Kick (Feed Motor Sending Included) T: Speed Select

Details

- BRK: Feed Motor Brake Signal ON/OFF Setting
 - When "1": Brake Signal ON
 - When "0": Brake Signal OFF
- FGC: Feed Motor Gain Control
 - When "1": FMGU pin is "VREF" (Gain Up).
 - When "0": FMGU pin is "HIZ".
- TGC: Tracking Motor Gain Control
 - When "1": TGUL and TGUH pins are "HIZ" (Gain Up)
 - When "0": TGUL and TGUH pins are "VREF"
- B/F: BWD/FWD Search Direction Setting
 - When "1": BWD Search
 - When "0": FWD Search

T (D5)	T (D4)	KICK INTERVAL
0	0	62 ms (16 Hz)
0	1	124 ms (8 Hz)
1	0	248 ms (4 Hz)
1	1	495 ms (2 Hz)

(5) Read Command (CM-E)

COMMAND	Hex	CODE								DATA				NUMBER OF WORDS READ	NOTES
		C3	C2	C1	C0	D3	D2	D1	D0						
SORD	0	0	0	0	0									20	Sub-code 0 Data Read Command ODa = MSB
STRO	1	0	0	0	1				FOK	SRCH	BRKR			1	Internal Status Monitor Command

Details

- FOK: Focus Search OK Signal
 - When "H": Focus ON (Servo On)
- ODRE: OData Read Enable Signal
 - When "L": Enable
- SRCH: Search Signal
 - When "L": Searching
- BRKR: Disc Motor Brake Cancel Signal
 - When "H": Brake Cancelled

CIRCUIT DESCRIPTION




Diagram 7-5 CPU Circuit Timing Chart

CIRCUIT DESCRIPTION

● **PLL Circuit**
 TC9201BF is equipped with an Analog and a Digital PLL Circuit. As shown in Diagram 7-1 on Page 43, there are three modes. Switching of these modes is done by using the SGS pin and 84MK pin. There is an internal correction circuit for phase deviation in the EFM for such reasons as Disc Memory Accuracy and when the Disc is Off Center. This is very useful, especially when using the digital PLL. Therefore, this lets the Slice Level of the Data Slicer be fixed (AC center). The Analog PLL cannot be used for this though.

1) **Analog PLL Circuit**
 When SGS is set to "H" level (input of X'tal 8.4672 MHz Clock from the 84MK pin), the Analog PLL Mode comes into operation. The Block Diagram of this is shown in Diagram 7-6 and the Timing Chart in Diagram 7-7.

Also, the PLCK Phase Polar Differential Signal, in reference to the EFM Signal Trailing/Leading Edge, is output in tri-state form the PD pin after passing the Change Pump. As mentioned before, the Timing of the Analog PLL Circuit is shown in Diagram 7-7. Here the DOUT output EFM signal is data that has been delayed after being straightened out in PLCK.




Diagram 7-6 Analog PLL Block Construction




Diagram 7-7 Analog PLL Timing

CIRCUIT DESCRIPTION

2) Digital PLL Circuit

When the SGS pin is set "L", the Digital PLL Circuit comes into operation. With this, two frequencies are available, 16.9344 MHz and 17.2872 MHz (4.3218 MHz from the EFM input signal Beat Rate $\times 4$). The use of these two crystal frequency modes is done either by inputting into the 84MK 8.4672 MHz (16.9344 MHz/2) or fixing 84MK with "L" level.




Diagram 7-8 Basis Block Digital PLL Circuit Construction

The operations of the Digital PLL Circuit are as follows:

- 1 Edge Detection of the EFM input is done and passed to Phase Comparison Circuit
- 2 In the Phase Comparison Circuit the phase difference between the EFM Edge and PLCK are detected after being resolved with $\pi/4$ (as shown in Diagram 7-9).
- 3 With the Phase Polar Difference information detected in the Phase Comparison Circuit, the Tri-modular division difference is controlled thus controlling the phase difference to the least possible.

The Tri-modular Divider is able to compare 1/4-0.5, 1/4 and 1/5-0.5 divisions. The division difference control of the divider will be done only when the Phase Difference Information is within ± 2 as shown in Diagram 7-9. Since the Clock Frequency of 16.9344 MHz, input through the X-1 pin, will differ from four times the Beat Rate of the EFM input (4.3218 MHz $\times 4 = 17.2872$ MHz), Frequency Compensation is required.

Therefore, when the Edge Detection Period of EFM is $T_P \leq 6T(1T = 1 \text{ PLCK})$ division difference control of the divider will be done; and when $T_P \geq 6T$, then Edge Detection or error and a OT period is controlled, by doing this, the system is stabilized.

CIRCUIT DESCRIPTION

3) Data Slice Level Correction Circuit

The Slice Level of the Data Slicer is normally takes the DC content out of the Data Slice Output from the ELM signal and feeds this back. The aim of the Data Slice Level Correction Circuit is to fix this Data Slice Level and make no adjustment needed possible.

Therefore, the Data Slice Correction Circuit takes the phase deviation that occurs from the Memory Accuracy of the Disc, when the Disc is Off Center and from Disc Motor Jitter when the Slice Level is fixed and passes it through the Phase Detection Circuit. Corrections are made in reference to the Phase Differential Information detected. In this case, the phase deviation usually occurs in low range frequencies. Therefore, as shown in Diagram 7-10, even when the Slice Level varies vertically, the distance between EFM Leading Edge to Leading Edge or Trailing

Edge to Trailing Edge does not change. This means that when $T_A = T_B = T_C$, as shown in Diagram 7-10, T_A is the reference where after this the slice level variation can be easily detected in T_B and T_C . It is then possible to reconstruct the original data in the DOUT Correction Output Circuit with the detection results.

This means that when the Digital PLL Circuit in TC9201BF is used, not only will there be no need to use the Analog Slice Level Control but the Slice Level Response will become extremely accurate with much less data errors.

Note that the Slice Level Correction Range is less than $\pm 2T(1T = 1 \text{ PLCK})$




Diagram 7-10 Data Slicer Input/Output Waveform

CIRCUIT DESCRIPTION

CLV Servo Circuit




Diagram 7-11 System Construction Diagram

Correlation Pins:

- DMPC: DMFC, DMON
- DMSV (86xx), DMOFF (87xx), DMBK (96xx), DMFK (97xx), SETRO (98R1R2), SETR1 (9ER3R4), STRD (1)

Command Reception Conditions

COMMAND	RECEPTION CONDITION	OPERATION
DMSV	FOK = H (Focus ON)	CLV Servo ON
DMOFF	-	Disc Motor Stop
DMBK	DMSV Command Set	Disc Motor Brake
DMFK	DMON Command Set*	Disc Motor Speed Up

* When the DMSV Command is not operating, DMFK Command is used.

Note: Each Command Information (Information Details) are shown in (CM-C)

DATA	R1	R2	R3	R4
D3	ATTC	MCG	1	ESGL
D2	MUTC	FSPS	APCG1	ESGM
D1	HSTIP	DIV+	APCG2	1
D0	GUPCL	DIV-	WSEG	DMG

The system is designed so that the AFC and APC information needed for the Disc Motor is acquired from the Preservo Mode and Main Servo Mode which are divided on the CLV Servo Board.

Actual operation/timing examples shown in Diagrams 7-12 ~ 14.

CIRCUIT DESCRIPTION




Diagram 7-12 CLV Servo Timing Example 1 (During DMS Command Input)




Diagram 7-13 CLV Servo Timing Example 2 (DMFK Command Input)

The following is an explanation of the Pre Servo Mode and the Main Servo Concept. Details about the CLV Servo Operations will be explained in Items 1) ~ 4) about AFCS, AFC, APC and Brake Cancel Signal Producing Circuits.

- Pre Servo Mode: When the DMSV Command (CLV Servo ON) is input, after the Focus has been achieved, the Disc Motor will start to revolve. Pre Servo Mode takes the turning speed (Frequency Range) to within the Digital PLL Capture Range (about ±1%)

- Main Servo Mode: When the NKIC0 Command (Play Command) is input, after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking Servo and Feed Motor Servo come ON. When the Tracking Servo comes ON, the Synchronized Division Circuit will start and the AFCS will switch from "H" to "L" level, thus going into Main Servo Mode.

Diagram 7-2 CLV Servo Mode Division

MODE DIVISION	MODE CONDITIONS	DMPC OUTPUT	DMFC OUTPUT	DMON OUTPUT		NOTES
				DMG DATA	DMG DATA	
Pre Servo	AFCS = H Tracking Servo OFF	Tmax Info Double value output "H" or "L"	PWM Output AFC2 Circuit ON	DMG DATA: 0 (VREF Fixed)	DMG DATA: 1 (HiZ)	During input of 1. DMSV Command 2. DMFK Command 3. DMBK Command
Main Servo	AFCS = L Tracking Servo ON	Phase Polar Info Output Tri-state	PWM Output (AFC1 Circuit ON)	VREF Fixed	VREF Fixed	During input of NKIC0 Command (Play Command)

CIRCUIT DESCRIPTION

1) AFCS Signal Producing Circuit
 AFCS is the switch to Servo Mode. When the AFCS receives the FSPS for the SPDA pin of the TC9201BF or the SETRO Command from the CPU is input, the Mode is switched. Also, the FSPS Signal informs whether the Synchronized Division Circuit is in operation thus turning

the Tracking Servo ON and if the EFM Signal has Phase Locked, it will maintain an "L" level.
 The conditions for AFCS to switch between "H" and "L" level are shown in Chart 7-3.

Conditions for AFCS to switch from "H" to "L" When FSPS "L" level continues for 16 frames	Conditions for AFCS to switch from "L" to "H" When FSPS "H" level continues for 64 frames
--	--

Chart 7-3 AFCS Switch Conditions

2) AFC Signal Producing Circuit

The use of either AFC1 or AFC2 Circuits is decided in Main Servo and Pre Servo Mode. Each mode detects the Frequency Control Signal (AFC) required, as a result of this detection, outputs the PWM wave from the DMFC pin. This PWM wave controls the Disc Motor speed.
 The following explains the AFC1 and AFC2 Circuits operations.

1 AFC1 Circuit: (Main Servo Mode, AFCS = L, Synchronized Division Circuit is in operation)
 The AFC1 Circuit divides the PFCK (Play Mode 7.35 MHz) by four, and uses this frequency content to detect the X'tal

2 AFC2 Circuit: (Pre Servo Mode, AFCS = H, Synchronized Division Circuit is not in operation)
 The AFC2 Circuit uses X'tal 8.4672 MHz from Tmax (Longest Inverse Level Value) from the EFM.
 When one clock (4.3218 MHz) is equal to 1T, during Disc Motor Correct Revolution, the Frame Synchronizing Pattern is 11T + 11T = 22T. This is Tmax (Longest Inverse Level Value).
 When Tmax is used with X'tal 8.4672 MHz to detect 22T

is equivalent to 43 Clock. When the Detection Result is more than 43, "Disc Motor Revolution Speed SLOW"; and when less than 43, "Disc Revolution Speed FAST" is the information passed on.
 During Pre Servo Mode, Tmax O is directly output from the DMFC pin while the 7-bit resolution of the PWM wave is output from the DMFC pin at the same time. Here, the DMFC pin output consists of three values, VDD2 (2VREF), VSS (0 V) and VREF (+2.2 V).




Diagram 7-16 AFC Signal Producing Circuit Block Diagram




Diagram 7-15 CLV Servo Frequency Control Range (Brake Torque applied) FAST — Motor Revolution — SLOW (Speed-up Torque applied)

Diagram 7-15 CLV Servo Frequency Control Range

CIRCUIT DESCRIPTION

3) APC Signal Producing Circuit

This circuit only moves with the Main Servo where the produced APC signal is output in Tri-state from the DMPC pin to control the speed of the Disc Motor. The APC Signal is the Phase Differential information of the N Division Signal and the X'tal Signal produced from the Reference Frequency Signal (X'tal Division 7.35 kHz). This Phase Differential Information is output from the DMPC pin. Therefore, as shown in Diagram 7-17, when the PFCCK/N is delayed in reference to XFS/N, "H" level is output, and when faster, "L" level is output.




Diagram 7-17 APC Signal Output Timing

APCG 1	APCG 2	N	Phase Comparison Frequency
0	0	6	1225 Hz
1	0	8	913 Hz
0	1	12	613 Hz
1	1	16	459 Hz

DIV+	DIV-	Division Comparison	Disc Motor Revolutions
0	0	1/288	
1	0	1/287	Disc Motor Revolution will become faster.
0	1	1/289	Disc Motor Revolution will become slower.
1	1	1/288	

Note: DIV+ and DIV- can also be input with the SETRO Command from the CPU.

N Division is the data from APCG1 and G2 (set by the SETR1 Command) and can be selected in four values. Select the most accurate value for the CLV Servo from the operation results.

Also, XFS is a division of 2.1168 MHz by 288 times and is controlled to within ±1 with the two data outputs from DIV+ and DIV-. DIV+ and DIV- (Output from the SPDA pin) are the Buffer/Memory Status Signals of the external RAM of TC9200BF. The Disc Motor Jitter is corrected and the most accurate conditions is taken to the Buffer here.

4) Brake Cancel Signal Producing Circuit

When the DMBR Command is input from the CPU, "L" level becomes fixed from the DMFC pin output and the Disc Motor will be braked. After braking and the Disc Motor revolution speed is slowed, this is detected and the Brake Cancel Signal, BRKR ("H" level), is emitted. The BRKR emission condition is when the ELM Signal Period continues for 512 periods and more than 22T (about 200 kHz) must be achieved. BRKR emission is checked through BUSO line with the input of the STRD Read Command from the CPU.

Focus/Tracking Servo Circuit

Basically, TA8101N operates the Three-Beam Pick-up Detection Signal AMP and TC9201BF does all the control of the Focus/Tracking Servo and Tracking Search.

1) Servo Status Signal Processor

The Servo Status Signal Processor is constructed of five blocks, as shown in Diagram 7-18, and basically functions as the emitter of the Focus/Tracking Servo and Tracking Search control and status signal.

TC9201BF operates the Focus/Tracking and Tracking




Diagram 7-18 Servo Status Signal Processor Block Construction

Search with the four signals, FE, TE, SBAD and RFRP, input from TA8101N. The AD Conversion Block, as shown in Diagram 7-18, takes the four signals that are input after passing through the TA8101N internal comparator and passed through the TC9201BF internal 5-bit Up/Down Counter, 5-bit DA Converter, which make up a demodulation loop. This construction is thus a Follow-up Comparison Type 5-bit, AD Conversion Circuit. This AD converted data is used for internal digital signal processing.

By using the TA8101N Comparator Output ZC1 and ZC2, the Up/Down Counter, UD1 and UD2, controls at about 500 kHz with (10000)₂ as the center is divided into 32 levels. Then a 0 ~ -VREF (+2.2 V) voltage range is emitted from the 5-bit DA Converter Output ZC1 and ZC2 (See Diagram 7-19)

The internal digital signals processed are not the actual data that has been AD converted but a four-sample average data. The reason for this is that, when using a Follow-up Comparison AD Converter, the Up/Down Counter is constantly moving back and forth between +1 and -1 which makes it difficult to use this data as it is. The converted data also includes noise, which needs to be taken out. This sampling method therefore takes out the high range noise content. Also, the Operation Processing Block receives data through the two AD Converters and operation processes them in the ALU (Operation Unit) and thus emits the required signals for Focus/Tracking Control.

The data calculated in the Operation Processing Block is passed through the Level Check Block where this input data is continuously being detected. The acquired Detection Result is transferred to the Focus/Tracking Servo and Tracking Search Block.




Diagram 7-19 Data Division Details during AD Conversion

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

2) Focus/Tracking Servo System

Focus/Tracking Servo and Tracking Search system operations are actually divided into modes, as shown in Chart 7-4. Operations are done with a 2 MHz System Lock with four clocks per mode.

SEL PIN OUTPUT	SYSTEM MODE DIVISION	MONITOR SIGNAL		OPERATION DETAILS
		UD1	UD2	
H	Focus Gain Adjustment	FE	SBAD	Focus Gain Adjustment
L	Focus Search	TE	SBAD	Focus Search, FOK (Focus ON) Detection
L	Tracking Gain Adjustment	TE	RFRP	Tracking Gain Adjustment
HiZ	Non-Play Normal Play	TE	SBAD	RFRP Slice Level Calculations Output
L	Special Play	TE	RFRP	Scratch and Shock Detection
L	Tracking Search	TE	RFRP	Shock Detection
				RF Zero Cross Detection
				Tracking Search

Chart 7-4 Focus/Tracking Servo Mode Division

Note #1: TC9201BF determines the information input from TA8101N with the SEL Output Signal. The four signals, FE (Focus Error), TE (Tracking Error), SBAD (Sub-beam Summing) and RFRP (RF Ripple) are divided into three by the SEL Output Signal.

Note #2: Non-Play is the condition in which even though the DMSV Command (CLV Servo ON) is set, Tracking is OFF (Detailed explanation excluded).

Note #3: Special Play is the condition after Tracking Search is complete and the next mode. Detailed explanation is done in the Tracking Search System.

The Focus/Tracking System is operated in accordance to the CPU Process Flow Chart on Page 79. Starting with the Focus Gain System, the operation explanations of the systems in order are in the following.

CIRCUIT DESCRIPTION

(1) Focus Gain Adjustment (FGA) System




Diagram 7-20 System Construction Diagram

- Correlation Pins: FKIC, FEL1, FEL2, SEL
- Commands: FGASS(88xx), FGASR(89xx), FGASET(8Axx)
- Write Command (CM-A)
- Command Reception Conditions: LDON(84xx) Command Set




Diagram 7-21 Timing Chart (1)

CIRCUIT DESCRIPTION

By switching the two analog switches (FEL1 and 2) ON/OFF, the Focus Gain Adjustment System fixes the gain from the Focus Servo Open Loop and corrects the Pick-up and Disc dispersion. The three commands, FGASS, FGASR and FGASET are used here. The FGASS command is the electrical value of VDD2 from the FKIC pin and the FGASR command is the VSS electrical value. The Focus Actuator is moved vertically (moving the lens farther from and closer to the Disc). During the input of these commands, FEL1 and 2 forcefully made the VREF electrical value (with the least gain possible), and also the SEL pin becomes "H" level. When the SEL pin = "H", the Observation Signal from the Servo IC, TAB101N, is input in which the ZCL1 side is an FE signal, and the ZCL2 side is the SBAD signal. Also, when FGASS and FGASR commands are input, ZCL1 side FE signal will go into Peak Data Hold Mode. The FGASET command determines the Peak Data Decoding Result: to set FEL1 and 2. By using FEL1 and 2, the amplitude of FE1 is adjusted to about 0.8 Vp-p. At this time the SEL pin will maintain an "H" level where the FKIC pin will maintain HiZ (operation completed) information. The intervals and number of times of FGASS and FGASR commands is set by the CPU and the FGSET command is output once.

BCD	Peak Data	FEL 1	FEL 2
10	10000	0	0
11	10001	0	0
12	10010	0	0
13	10011	0	0
14	10100	0	0
15	10101	0	0
16	10110	0	0
17	10111	1	0
18	11000	1	0
19	11001	0	1
1A	11010	0	1
1B	11011	1	1
1C	11100	1	1
1D	11101	1	1
1E	11110	1	1
1F	11111	1	1

0: FEL = HiZ 1: FEL = VREF

Chart 7-5 FE Signal Peak Data Code Chart

(2) Focus Search System




Diagram 7-22 System Construction Diagram

Correlation Pins: FCS1, FBRK, SEL
 Commands: SDSET (80xx), FORST (8Fxx),
 STRD (1), FOSET (8Exx)
 FOCUS (9AF, F₂)
 F₁: FS Resistor Data
 F₂: FCOK Resistor Data
 Command Reception Conditions: LDON(84xx) Command Set




Diagram 7-21 Timing Chart (2)

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

The Focus Search System detects the cross over point of the laser beam from the Pick-up and the Disc and turns the Focus Servo ON at this point.

The following explains about Focus Search Operations (refer to Page 81, (c) CPU Process Flow Chart of Focus Search Method)

- 1 During Focus OFF (possible with the Laser Diode ON/OFF) the SBAD Data is read by the SDESET command to the internal resistor. The Read Level is to be SBOFF.
- 2 Input the FOSET or FORST command and set the FOSI pin to "H" or "L" level
- 3 With the FCS1 Output Pin Level, the direction of current is designated to the Focus Coil, while at the same time the lens starts to move. The FE Signal of ZCL1 starts to change in accordance to the Timing Chart.
- 4 When the FE Signal surpasses the F1 Level, this means the Cross Over Point is near. Here the Focus Servo ON goes into Stand-by. At the same time, FBRK Signal goes from a HiZ condition to the opposite level signal output of the FCSI pin output. This FBRK is used as the Brake Signal and at the point of stabilization, the Focus Servo is turned ON.
- 5 Next the Zero Cross Point of the FE Signal is detected. This point is the Cross Over Point so the Servo is turned ON here. Also, FOK is selected after judging whether Focus has been achieved with the SBAD Signal Level

The above was the Focus Search operations. The following are the internal judgement conditions as to whether Focus has been achieved or not.

Focus ON/OFF Judgement Conditions
 Focus OFF → ON Judgement Conditions (Example: during POWER ON)

- TNG ≥ 8 ms: Judged to be Focus OFF
- Tok ≥ 24 ms: Judged to be Focus ON

SEL pin: HiZ held
 Judged to be Focus ON

SEL pin: HiZ held
 Judged to be Focus OFF

SEL pin: HiZ → "H" level
 Judged to be Focus OFF

Note #1: Tok: | SBAD - SBOFF | ≥ F2 level maintained period
 (SBOFF is the SBAD data during SDESET command input)

Note #2: TNG: | SBAD-SBOFF | < F2 level period
 The system is designed to take the safe side in case of external disturbance in considering Focus ON → OFF or Focus OFF → ON conditions.

CIRCUIT DESCRIPTION

(3) Tracking Gain Adjustment (TGA) System




Diagram 7-24 System Construction Diagram

Correlation Pins: TKIC, TEL1, TEL2, SEL
 Commands: TGASS (8Dxx), TGASR (8Cxx), TGASET (8Bxx)

Write Command (CM-A)

Command Reception Conditions: DMSV (86xx)

Command Set (FOK = To be H → Focus ON)




Diagram 7-25 Timing Chart (3)

CIRCUIT DESCRIPTION

By switching the two analog switches (TEL1 and 2) ON/OFF, by fixing the gain from the Tracking Servo Open Loop the Tracking Gain Adjustment System will take the Shock and Defect Detection Selectivity to be done equally (Tracking Error Signal Amplitude is fixed). Also to acquire the Zero Cross Timing of the RF Signal (needed information during Tracking Search) the Slice Level is calculated. The three command used are TGASS, TGASR and TGASET. The TGASS command is the electrical value of VDD2 from the FKIC pin and the TGASR command is the VSS electrical value. This means the Tracking Actuator is moved around internally and externally. During the input of these two commands, TEL1 and 2 are forcefully set to HiZ while the SEL pin is "L" level. When the SEL pin = "L", the Observation Signal from the Servo IC, TA8101N, is input in which the ZCL1 side is a TE signal and the ZCL2 side is the RFRP signal. When TGASS and TGASR commands are input, the TE signal of the ZCL1 side is put into Peak Data Hold Mode and when TGASET command is input, the Peak Data is decoded and set to TEL1 and 2. TEL1 and 2 go on to be used, as shown in the System Construction Diagram (Diagram 7-24), to adjust the TSO amplitude to about 0.8 Vp-p. The intervals and number of times of TGASS and TGASR commands is set by the CPU and the TGASET command is output once.

Note: When the Tracking Gain Adjustment System is in operation when the DIMSV command is input. The reason for this is that during Tracking Gain Adjustment, the RFRP signal is used to observe the Focus condition.

For further information about Tracking Search Operations, refer to Page 81. (d) CPU Process Flow Chart of Focus Search Method.

BCD	Peak Data	TEL 1	TEL 2
10	10000	1	1
11	10001	1	1
12	10010	1	1
13	10011	1	1
14	10100	1	1
15	10101	1	1
16	10110	0	1
17	10111	0	1
18	11000	1	0
19	11001	1	0
1A	11010	0	0
1B	11011	0	0
1C	11100	0	0
1D	11101	0	0
1E	11110	0	0
1F	11111	0	0

0: HiZ 1: V_{REF}

Chart 7-6 TE Signal Peak Hold Data Decode Chart

CIRCUIT DESCRIPTION




Diagram 7-26 SBAD and RFRP Signal Focus ON/OFF Comparison Signal




Diagram 7-27 RFRP Signal Output Waveform during Disc Motor Servo ON (DMSV Command Set)

CIRCUIT DESCRIPTION

(4) Tracking Search System




Diagram 7-28 System Construction Diagram

Correlation Pins: TESH, TEOF, TGUL, TGUH, TKIC, FMGU, N₁..... Number of Kick Track 8 bits N₁ Track Kick Amount (0 ~ 255)
 FMON, FMFB, SEL N₂..... Number of Kick Track 8 bits 64 x N₂ Track Kick Amount (0 ~ 16320)
 Commands: SETR2 (9F R₆ R₅) Write Command (CM-C) N₁..... Number of Kick Track 4 bits N₁ Track Kick Amount (0 ~ 15)
 PAUSE (ARS N₁) FEED (IBRS N₂) NKIC (CRS N₁) NKICF (DRS N₁) Write Command (CM-D) T..... Kick Interval 2 bits during CKIC and CKICF (62 ms ~ 495 ms)
 CKIC (ERS T₀ N₃) CKICF (FRS T₀ N₃) STRD (1)

Command Reception Conditions: DMSV (86xx) Command Set (FOK is to = H → Focus ON)

Note: Each Command Bit Information

Data	R5	R6	R8	R5	T0
D3	GLP1	LDCP	BR	—	—
D2	HYS1	RFRG1	FGC	—	—
D1	GLP2	RFRG2	TGC	T	T
D0	HYS2	FMSS	B/F	T	T

CIRCUIT DESCRIPTION

The basic operation of Tracking Search (after Search) are two types. Lense Kick Search (PAUSE, NKIC, NKICF) of the Pick-up and Pick-up Feed Motor Search (FEED). Beside this there is the Continuous Kick Search (CKIC, CKICF) of the Lense Kick that is done periodically. The six types of search just mention are explained in the following.

- 1 PAUSE..... With the Feed Motor Send OFF, 0 ~ 255 Track Lense Kick
 After the Lense Kick operation is complete, the Feed Motor goes from STOP → PAUSE operation
 → Turn ON Feed Motor Send and Search. Send 64 x (0 ~ 255) Tracks
- 2 FEED..... With the Feed Motor Send OFF, 0 ~ 255 Track Lense Kick
 → Turn ON Feed Motor Send and NKIC Search.
- 3 NKIC..... 0 ~ 15 Track Lense Kick for fixed intervals.
 → Fast Forward, Fast Reverse operations
- 4 NKICF..... Turn ON Feed Motor Send and NKIC Search.
- 5 CKIC..... Turn ON Feed Motor Send and CKIC Search.
- 6 CKICF..... Turn ON Feed Motor Send and CKIC Search.

The Search System uses the count method of the number of tracks. Search commands such as, whether to apply the brake on the Track Lense Kick operation or not, whether the Search Direction should be Forward (FWD) or Backward (BWD), are selected in the 4 bit C3 ~ C0 of CM-D. For details, refer to Control Command (3) Write Command CM-D.
 The basic Tracking Search Operations are shown in the Tracking Search Timing Chart. Examples 1 ~ 8, but for the Correlated Pin Operation, see the following.

- SEL Pin: As soon as search is complete, changes to "L" level, and switched to the TE and RFRP Signals input from TA8101N. As soon as this search is complete, returns level to HIZ. Only in the case that the bit data from HYS2 (see CM-C.STR2 for details) in hysteresis operation, the "L" level is held for 2 ~ 3 ms after search completion.
 During Forward Directional Search, the TE Signal becomes positive (+) polarity thus changing the Error Signal.
 During Backward Directional Search, the TE Signal becomes negative (-) polarity thus changing the Error Signal.
- TSO Pin: During Search, the TESH pin is HIZ. The TESH pin is HIZ after completion of search. When the RFRP signal is smaller than the Slice Level, then HIZ. This means that this pin will have hysteresis characteristics.
 During Normal Play is shorter with the TESH pin.
 During Search VREF fixed output.

- ZCL1 Pin: During search this has a fixed output of VREF/2 (Digital Data = 10000). While = "L" level, the RFRP Signal is output.
- ZCL2 Pin: During PAUSE, NKIC, NKICF commands input.
- TKIC Pin: (a) When in FWD Search, V002 output is fixed (b) When in BWD Search, VSS output is fixed (c) When BR bit data = 0 in (a) and (b), and when half the designated number of tracks, N₁/2 (When N₁ is an odd number, the Track OFF Point) is traversed, the TKIC pin becomes HIZ (d) When BR bit data = 1 in (a) and (b), and when half the designated number of tracks, N₁/2 (When N₁ is an odd number, the Track OFF Point) is traversed, the TKIC pin will output the opposite electrical value (Brake Pulse) and then change to HIZ after search is complete. During FEED command input: The TKIC pin is HIZ. During Normal Play is shorter with the TEOF pin and the Tracking Servo Signal is received from TA8101N. During Search The TESH pin is HIZ. During Special Play (2 ~ 3 ms period after completion of search) When the RFRP signal is smaller than the Slice Level, then HIZ. This means that this pin will have hysteresis characteristics.
 During Normal Play is shorter with the TESH pin.
 During Search VREF fixed output.
- TEOF Pin: During Search, the TESH pin is HIZ. The TESH pin is HIZ after completion of search. When the RFRP signal is smaller than the Slice Level, then HIZ. This means that this pin will have hysteresis characteristics.
 During Normal Play is shorter with the TESH pin.
 During Search VREF fixed output.

CIRCUIT DESCRIPTION

- **TGUL/H Pin:** During Normal Play and Search V_{REF} fixed output. (Set to the lower gain side)
 During Special Play
 GUP2 bit data = 1 set \rightarrow HIZ (Gain Up)
 GUP2 bit data = 0 set \rightarrow V_{REF} fixed output.
- **FMON Pin:** During Normal Play ... HIZ
 During NKIC and CKIC command input
 FMSS bit data = 1 set \rightarrow HIZ
 (The Lense Kick Signal is impressed on the Feed Motor.)
 FMSS bit data = 0 set \rightarrow V_{REF} fixed output.
 (Feed Motor STOP)
 During PAUSE command input
 After the Lense Kick operation is complete the FMON pin is hold V_{REF} (feed motor stop) to next (CM-D) Search Command input.
 During NKICF, CKICF and FEED Command input
 V_{REF} fixed output.
- **FMFB Pin:** During Normal Play ... HIZ
 During NKICF, CKICF and FEED command input
 (a) When in FWD Search ... V_{DD2} is fixed.
 (b) When in BWD Search ... V_{SS} is fixed.
 (c) When BR bit data = 0 in (a) and (b) (No brake) and the designated number of tracks, N_1 is traversed, the FMFB pin becomes HIZ.
 (d) When BR bit data = 1 in (a) and (b) (with brake) and the designated number of tracks, N_1 is traversed, the FMFB pin will output the opposite electrical value (Brake Pulse) and then change to HIZ after search is complete.

• **FMGU Pin:** See CM-D Write Command for details.
 The above are the details for the Correlation Pins. When considering the system the most important items will be the gain of the Tracking Servo AMP selection (TGUL/H pin correlation).
 Also when using any of the Search Commands and operating the kick in FWD, the TKIC pin will be V_{DD2} .
 For this, the polarity signal of the TSO pin will have to be changed from "+" to match that of the Tracking Error Voltage.

(5) Normal Play Defect/Shock Detection System




Diagram 7-29 System Construction Diagram

Correlation Pins: TESH, TGUL, TGUH, DFCT, FMGU, SEL
 SETRO (98 R₁, R₂), SRCK (99 Ck X),
 DEFECT-I (98 N, TM), DEFECT-II (9CM
 TM), SHOCK (9 DL, TU), SETR2 (9F R_s
 R₀), NKIC (CRS00), NKICF (DRs00)
 Command Reception Conditions: DMSV(84xx) Command
 Set
 (FOK is to be = H \rightarrow
 Focus ON)
 Note: Each Command Bit Information (for details see
 Write Command CM-C and CM-D)

Data	R1	R2	R5	R6	Rs
D3	ATT	MCG	GUP1	LDCP	BR
D2	MUTC	FSPS	HYS1	RFRG1	FGC
D1	HSTP	DIV+	GUP2	RFRG2	TGC
D0	GUPCL	DIV-	HYS2	FMSS	B/F

CK 4 bit data Tracking Error Signal and
 Through Rate Clock
 N, M, L 4 bit data Defect/Shock Detection Sensi-
 tivity Level
 TN, TM, TL 4 bit data Pulse Delay Timer for
 Defect/Shock Detection

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

In Normal Play, TC9201BF receives from TA8101N the TE Signal from the ZCL1 pin and the SBAD Signal from ZCL2 the pin. → AD Conversion.
With the input of the CM-D Search Command NKIC(00) or NKIC(F00), Normal Play is put into operation. This is 0 Tracking Search.

At this time, the TE and SBAD Signals have already been Through Rate controlled. By comparing the data that has been Through Rate controlled and that has been not Defect Detection and CD Player System Shock Detection is executed.

The following explains about the defects. DFCT1 and DFCT2.

- (a) DFCT1 → Black Dot at Read Out Side Defect Detection
 - (b) DFCT2 → Interruption in Information Layer Defect Detection
- The following explains about Defect and Shock Detection operations.

i) DFCT1 Detection:
In the TE Signal of TC9201BF, when the absolute value of the difference between the TE and TESR (Through Rate Control) Signals surpasses N level (DEFECT-I Command Selection), the Defect Detection Signal, DFCT1, is emitted internally. The DFCT pin is then switched from HIZ to VREF (See Diagram 7-30).

At this time, the SRCK data is set by the SRCK command. It is possible to adjust the Through Rate Clock in 15 stages (about 500 kHz × 0 ~ 15 CK). After the completion of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of T_N data.

ii) DFCT2 Detection:
In the SB Signal, when the absolute value of the difference between the SB and SBSR (Through Rate Control) Signals surpasses M level (DEFECT-II Command Selection), the Defect Detection Signal, DFCT2, is emitted in the same way as DFCT1.

The DFCT pin is then switched from HIZ to VREF (See Diagram 7-30).
At this time, SRCK is about 2.1 kHz. After the completion of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of T_N data.

iii) SHOCK Detection
In the TE Signal, when the TESR Signal surpasses the ±L level in reference to VREF (10000 reference level at +2.2 V), a "SHOCK" occurs, at the same time the Shock Detection Pulse is emitted.

In Shock Detection, it is possible to control whether to use the Detection Results or not by switching the GUP1 or HYS1 from 1 or 0 as shown in the Timing Charts in Diagrams 7-31 and 32.

- GUP1: When "1" during Shock Detection in Play, the Tracking Servo is gained up.
- HYS1: When "1" during Shock Detection in Play, the Tracking Signal will have hysteresis characteristics.
- GUPCL: When "1" at the same time a defect is detected, the shock detected is void (DFCT = DFCT1 + DFCT2)

Priority Operation
→ Shock Detection Reset, Defect Detection
Make the final decision for the details of items I ~ III using the result of system consideration.
The same goes for the usage of the TGUL, TGUH and DFCT pins.

CIRCUIT DESCRIPTION




Diagram 7-30 Defect/Shock Detection

Data	Data		Ck (kHz)	T _N (msec)	T _M (msec)	T _L (msec)
	Hexa-decimal	Binary				
0	0000					
1	0001		260	0.060	0.060	0.97
2	0010		176	0.121	0.121	1.93
3	0011		132	0.181	0.181	2.90
4	0100		106	0.242	0.242	3.87
5	0101		88.2	0.302	0.302	4.84
6	0110		75.6	0.363	0.363	5.80
7	0111		66.2	0.423	0.423	6.77
8	1000		58.8	0.484	0.484	7.74
9	1001		52.9	0.544	0.544	8.71
A	1010		48.1	0.605	0.605	9.67
B	1011		44.1	0.665	0.665	10.64
C	1100		40.7	0.726	0.726	11.61
D	1101		37.8	0.786	0.786	12.58
E	1110		35.3	0.847	0.847	13.54
F	1111		33.1	0.907	0.907	14.51


Note: DEFECT-I and DEFECT-II data are set with the Shock Command

Chart 7-7 T_N, T_M, T_L Relation between Data and Setting Points

CIRCUIT DESCRIPTION

NKIC(C400) AND NKIC(FD400) Search Command Set

- GUP1 Bit Data = 1
- HYS1 Bit Data = 0
- FGC Bit Data = 1
- TGC Bit Data = 0




Command Tracking Field Servo ON

Diagram 7-31 Defect/Shock Detection Example 1

NKIC(C000) AND NKIC(FD000) Search Command Set

- GUP1 Bit Data = 0
- HYS1 Bit Data = 1
- FGC Bit Data = 0
- TGC Bit Data = 0

Note: In Normal Play Mode, the SEL pin will become "L" level during hysteresis operation (HYS1 bit data = 1)



Command Tracking Field Servo ON

Diagram 7-32 Defect/Shock Detection Example 2

CIRCUIT DESCRIPTION

Sub-code Q Receiving (RAM Control) Circuit

S0, S1, SUBQ, and SBOK Signals are transferred from TC9200BF. In the Sub-code Q Data Receiving Circuit, the Sub-code Synchronizing Signal, S0 and S1, synchronize with the TC9201BF internal RAM Control Circuit to receive the 80 bit Sub-code Q Data into the internal RAM (4 bits x 20 words x 2 blocks).




Diagram 7-33 Sub-code Q Data Receiving Circuit Construction

- 1 Synchronized to the RAM Control Circuit in the N Block S0 and S1.
- 2 The Sub-code Q Data that has been synchronized to the trailing edge of PFCK (Play Mode 7.35 kHz), is output through the SUBQ pin in serial bit form of 96 bits (80 bits, data + 16 bits, CRCC). Of the 96 bits, only 80 bits are written into the internal RAM.
- 3 Confirm that SBOK is "H" level during (N+1) Block Data Input and set QDRE (Sub-Code Q Data Read Enable) Signal to "L" level (Read Enable). At this time, 4 bits (1 word) of Q data is preset to the internal resistor, and then the DA/CO line is switched to "L" level.

- 4 The CPU confirms whether Sub-code Q is in a Read Enable Condition. Confirmation is done by checking the DA/CO and BUSZ (QDRE Signal Monitor Line) lines in Idle Mode, and the input of the STRD Read Command in those not in Idle Mode ar:1 checking each BUSZ (QDRE Signal Monitor Line) lines.
- 5 If QDRE = "L" level then it is possible to read the Q Data into the CPU. The Read Command SQRD is input and 20 words (1 word = 4 bits) or 80 bits will be transferred to the CPU through BUS 3 ~ 0 with the timing shown in Diagram 7-35.




Diagram 7-34 Sub-code Q Data Reception Timing Chart

CIRCUIT DESCRIPTION

The above mentions were the steps in transferring of the Subcode Q Data to the CPU. Also, the internal RAM divides the 80 bits into two blocks, A and B. This is to make it possible to write the Sub-code Q Data from TC9200BF and to read this to the CPU at the same time, individually. In other words, writing to A block

while reading B block and visa versa is switched internally. The ODRE Signal "L" level interval (Read Enable) is about 80 frames (about 10ms). Also when the SQRD command is input, 20 words of Q data are read while ODRE becomes "H" level. While Tracking Search is in operation, the ODRE Signal will not be set to "L" level.




Diagram 7-35 Sub-code Q Data Read Process Timing Chart

Note: D_n, MSB (Highest Value) bit

• Data Processor Interface Circuit

1) Control Data (SCDA) Output Circuit

The information needed for internal processing in TC9200BF are serial output from the SCDA pin of TC9201BF. Each information is selected with the input of SETRO and SETR1 commands, MUT ON/OFF and ATT ON/OFF commands from the CPU. Data output, in reference with the trailing edge of COFS, the Revision Mode Frame Synchronizing Signal, is continuously being transferred to TC9200BF.

Control Data Details
 ATT: — 12 dB attenuation command ("L" for Attenuation ON)
 Control is possible of the ATT ON/OFF with the SETRO command (ATTC)




Diagram 7-36 Control Data Output Timing

MUTI: Forceful Muting Command ("L" for Muting ON)
 Control of MUT ON/OFF is possible
 Internal Muting Control Command ("L" for Muting STOP)
 MUTC: Correction Operation Stop Command ("L" for Correction Operation STOP)
 HOSTP: Control of MUTC command.
 ESMG, ESGL, WSEG: Control of the Selection Signal of the Frame Synchronizing Signal Compensation Circuit Correlation is possible with the SETR1 command.

2) Processor Status Data (SPDA) Input Circuit

Required information is serial input from the SPDA pin of the TC9200BF Status Data. Each data input, in reference with the trailing edge of COFS, the Revision Mode Frame Synchronizing Signal, is continuously being transferred from TC9200BF. Only three of the internal data of TC9201BF, FSPS, DIV+ and DIV- are used.

Processor Status Data Details
 FSPS: Synchronized Status Flag ("L" for synchronized condition)
 DIV+, DIV-: Disc. Motor Control Signal
 Note: For other data, see TC9200BF Technical Information of Page 40.





Diagram 7-37 Processor Status Data Input Timing

CIRCUIT DESCRIPTION


CIRCUIT DESCRIPTION

- CPU PROCESS FLOW CHART
- 1) CPU Processing during POWER ON (Command Input Example)



For Data Set, Focus Gain Adjustment, Focus Search and Tracking Gain Methods details see (a) ~ (b).

(a) Data Set Method (internal register set example)




ATTC	MUTC	HOSTP	GUPCL	MCG	FSPS	DIV+	DIV-
1	1	1	0	0	0	0	0

SRCL Register = 8 set
 FS Register = 5 set, FCOK Register = 3 set
 N Register = 7 set, TM Register = 4 set
 M Register = 4 set, TM Register = 3 set
 L Register = 7 set, TL Register = 4 set

1	APCG 1	APCG 2	WSEG	ESGL	ESGM	1	DMG
1	0	0	1	1	0	1	0

GUP 1	HYS 1	GUP 2	HYS 2	LDCP	RFRG 1	RFRG 2	FMSS
1	0	1	1	0	1	1	0

(b) Focus Gain Adjustment Method



Set SBAD data to internal register during Focus Off (Information needed to judge Focus ON)

Turn Laser Diode ON

FKIC Output Pin is "H"

Focus Actuator Drive

FKIC Output Pin is "L"


Focus Actuator Drive

Decode the Peak Hold Data of the Focus Error Signal to set FEL1 and 2


CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

(c) Focus Search Method



2) Stop Key Process




3) Processing for malfunctions



(Example 1) LD turned OFF with LD OFF Command. This command stops the Disc Motor.

(Example 2) When the FOK switches to "L" (Focus OFF Condition) in Play, the Disc Motor is stopped.

(d) Tracking Gain Adjustment Method



Play REOPEN Method




CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

8. Digital Filter PD0036 (X32-1400-10:IC10)

8-1. Functional Explanation




- Input Data
Two complements, MSB First

- Output Data
Two complements, MSB First

TTL Compatible

Jitter Free

8-2. PIN CONFIGURATION




8-4. FILTER CHARACTERISTICS


Eight times Over Sampling Filter
Frequency 0 ~ 176.4kHz

CHARACTERISTIC ITEM	PERFORMANCE
Pass Band	0 ~ 20 kHz
Stop Band	more than 24.1 kHz
Pass Band Ripple	within ± 0.02 dB
Stop Band Attenuation	more than 65 dB

Sampling Frequency fs = 44.1 kHz




8-3. BLOCK DIAGRAM




CIRCUIT DESCRIPTION

8-5. INPUT/OUTPUT TIMING
INPUT TIMING




OUTPUT TIMING



CIRCUIT DESCRIPTION

9. D/A Converter PCM56P-L-1
(X32-1400-10; IC13, 14)
9-1. Pin Configuration and Block Diagram



9.2. Pin Configurations

Pin number	Pin name	Function
1	-VCC	Analog Negative Power
2	DIG_GND	Digital Ground
3	-V_L	Logic Positive Power
4	NC	No Connection
5	CK	Clock Input
6	LED	Latch Enable Control Input
7	DATA	Data Input
8	-V_L	Logic Negative Power
9	Vout	Voltage Output
10	RF	Feedback Resistor
11	S.J	Summing Junction (OP AMP input)
12	ANA_GND	Analog Ground
13	Iout	Current Output
14	MSB ADJ	MSB Adjustment
15	V_POT	Potentiometer
16	+VCC	Analog Positive Power

MECHANISM DESCRIPTION
JAPAN MADE

MECHANISM OPERATION EXPLANATION

Diagram 1 shows the Mechanism Positions in STOP condition.
The following will explain the OPEN/CLOSE operations during Disc Loading and Vertical operation of the Pick-up Chassis.

Note #1 In the operation explanation OPEN and CLOSE movement are shown as white and black arrows. See the following:
Black Arrow: Tray will open in this direction (Tray OPEN)
White Arrow: Tray will close in this direction (Tray CLOSE)

Note #2 The numbers in the parenthesis after the part names in the following are the reference numbers in the Service Manual.




Diagram 1 Tray CLOSE Position

1. OPEN/CLOSE Operation of Tray

The DC Motor (1) turns the gear (2) that moves the tray in OPEN/CLOSE (3).
OPEN/CLOSE is stopped when the latch on the gear turns the rotary switch (4).




Diagram 2 Tray OPEN/CLOSE Operations

2. Vertical Movement of the Pick-up Chassis

Moving together with OPEN/CLOSE, the gear (1) turn to move the slider (2). The slide thus moves the Pick-up Chassis in the slots as shown in (3).




Diagram 3 Pick-up chassis UP/DOWN movement

MECHANISM DESCRIPTION
JAPAN MADE

MECHANISM DESCRIPTION
JAPAN MADE

3. Gear Setting Position

With the Pick-up Chassis in the lower position, set the gear to the position shown in (A).




Diagram 4 Gear Setting Position

MECHANISM DESCRIPTION
SINGAPORE MADE

Mechanism Operation Description

Fig. 1 shows the relationship of mechanisms in the STOP mode. The OPEN/CLOSE operation of the mechanism and the UP/DOWN operation of the pickup chassis when loading the disc are described below.

Note 1 : The black arrow (OPEN) and the white arrow (CLOSE) in the operation description have the following meanings :

Black arrow (OPEN) : Tray opening direction (Tray OPEN)

White arrow (CLOSE) : Tray closing direction (Tray CLOSE)

Note 2 : Figures in the bracket () in the operation description or accompanied with the part name in the diagram show the reference numbers in the Exploded View.

SINGAPORE MADE




Fig. 1 Tray closed status

1. Tray OPEN/CLOSE Operation

By the rotation of the DC motor (1), the drive gear (2) is rotated to provide the tray OPEN/CLOSE operation (3).




Fig. 2 Tray OPEN/CLOSE operation

2. Pickup Chassis UP/DOWN Movement

The control cam attached coaxially with the drive gear rotates in response to the tray OPEN/CLOSE operation (5). By this rotation, the protrusion of the pickup chassis moves along the groove of the control cam (6) so that the pickup chassis moves UP and DOWN correspondingly (7).





Fig. 3 Pickup chassis UP/DOWN movement

The tray OPEN/CLOSE operation stops when the protrusion of the drive gear comes into contact with the leaf switch (4).



When the pickup chasis ascends fully by the rotation of the control cam in the UP (CLOSE) direction (8), the pickup chasis is locked by the lever (9).

When the control cam rotates in the DOWN (OPEN) direction (10), the pickup chasis is unlocked (11).

No.	ITEM	INPUT SETTINGS	OUTPUT SETTINGS	PLAYER SETTING	ALIGNMENT POINTS	ADJUSTMENT METHOD	DIAGRAM
1	Laser Power	—	Place the sensor of the Light Power Meter on the Pick-up Lens	POWER ON while shorting the test pin to put into Test Mode. Press the Manual S. Key → to move the Pick-up to the periphery. Press the CHECK key to confirm the LD is in operation. Confirm that 03 is displayed.	—	With the power of 0.1 ~ 0.3 mV, the Pick-up is "OK" if the RF level is more than 1.0 Vp-p and TE (Servo OPEN) is more than 0.5 Vp-p in the correct diffraction grid.	(a)
2	Tracking Coil DC Offset	—	Connect a DC Voltmeter or an Oscilloscope to both pins of CN6.	Press STOP key. Confirm that the display shows 01.	TRACKING COIL DC OFFSET VR6 (X32-1400)	0 ± 10 mV	(b)
3	Tracking Error Balance	TEST DISC TYPE 4	Connect an oscilloscope to CH1, RF (X32-1400; CN2-1) and CH2, TE (X32-1400; CN3-3). Note that the GND of the oscilloscope is to be connected to CN3-1 (Vref).	Press REPEAT and OPEN Tray. Set Disc and push tray in to CLOSE by hand. Press CHECK key and confirm that the display reads 03.	TE-BALANCE VR1 (X32-1400)	Vertically Symmetrical or DC = 0 ± 0.05 V	(c)
4	Focus Error Balance	TEST DISC TYPE 4	Connect an oscilloscope to CH1, RF (X32-1400; CN2-1) and CH2, TE (X32-1400; CN3-3). Note that the GND of the oscilloscope is to be connected to CN3-1 (Vref).	Press PLAY key and confirm that 05 is displayed.	FE-BALANCE VR4 (X32-1400)	Best Eye Pattern	(d)
5	Focus Gain	TEST DISC TYPE 4 Pass a 1.4 kHz 0.5 Vrms signal through Pin 2 of CN4 (X32-1400)	Connect a LPF to Pin 1 of CN4. Connect this to an oscilloscope or an AC Voltmeter (X32-1400).	Press PLAY key and confirm that 05 is displayed.	FOCUS GAIN VR3 (X32-1400)	50 mVrms	(e)
6	Tracking Gain	TEST DISC TYPE 4 Pass a 1.4 kHz 0.5 Vrms signal through Pin 2 of CN4 (X32-1400).	Connect a LPF to Pin 5 of CN4. Connect this to an oscilloscope or an AC Voltmeter (X32-1400).	Press PLAY key and confirm that 05 is displayed.	TRACKING GAIN VR2 (X32-1400)	50 mVrms	(e)

Note: Type 4 Disc — SONY YEDS-18 Test Disc or the equivalent.

REGLAGE

N°	SUJET	REGLAGES D'ENTREE	REGLAGES DE SORTIE	REGLAGE DU LECTEUR	POINTS D'ALIGNEMENT	METHODE D'AJUSTEMENT	DIA-GRAMME
1	Puissance laser	—	Placer le détecteur du compteur de puissance lumineuse sur la lentille du capteur.	Fournir l'alimentation tout en court-circuitant la broche test pour entrer en mode test. Presser la touche Manual S. → pour déplacer le capteur jusqu'à la périphérie. Presser la touche CHECK pour s'assurer que LD fonctionne. S'assurer que 03 est affiché.	—	Avec la puissance 0,1 — 0,3 mV, le capteur est bon si le niveau HF est supérieur à 1,0 Vc-c et TE (servo ouvert) est supérieur à 0,5 Vc-c dans le réseau de diffraction correct.	(a)
2	Décalage CC de bobine d'alignement	—	Raccorder un voltmètre CC ou un oscilloscope aux deux broches de CN6.	Presser la touche STOP. S'assurer que l'affichage indique 01.	VR6 DE DECALAGE CC DE BOBINE D'ALIGNEMENT (X32-1400)	0 ± 10 mV	(b)
3	Balance d'erreur d'alignement.	DISQUE TEST DE TYPE 4	Raccorder un oscilloscope à CH1: RF (X32-1400); CN2-1) et CH2: TE (X32-1400; CN3-3). Remarque que GND de l'oscilloscope doit être raccordé à CN3-1 (VREF).	Presser REPEAT et ouvrir le tiroir. Placer le disque et pousser le tiroir à la main pour le fermer. Presser la touche CHECK et s'assurer que l'affichage indique 03.	VR1 de TE-BALANCE (X32-1400)	Symétrique verticalement ou CC = 0 ± 0,05 V	(c)
4	Balance d'erreur de mise au point	DISQUE TEST DE TYPE 4	Raccorder un oscilloscope à CH1: RF (X32-1400); CN2-1) et CH2: TE (X32-1400; CN3-3). Remarque que GND de l'oscilloscope doit être raccordé à CN3-1 (VREF).	Presser la touche PLAY et s'assurer que 05 est affiché.	VR4 de FE-BALANCE (X32-1400)	Meilleure forme	(d)
5	Gain de mise au point	DISQUE TEST DE TYPE 4 Passer un signal de 1,4 kHz 0,5 Vrms par la broche 2 de CN4 (X32-1400)	Raccorder un FRB à la broche 1 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400)	Presser la touche PLAY et s'assurer que 05 est affiché.	VR3 de GAIN DE MISE AU POINT (X32-1400)	50 mVrms	(e)
6	Gain d'alignement	DISQUE TEST DE TYPE 4 Passer un signal de 1,4 kHz 0,5 Vrms par la broche 2 de CN4 (X32-1400)	Raccorder un FRB à la broche 5 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400)	Presser la touche PLAY et s'assurer que 05 est affiché.	VR2 de GAIN D'ALIGNEMENT (X32-1400)	50 mVrms	(e)

Remarque: Disque de type 4 — Disque test SONY YEDS-18 ou équivalent.


ABGLEICH

Nr.	GEGENSTAND	EINGANGS-EINSTELLUNGEN	AUSGANGS-EINSTELLUNGEN	SPIELER-EINSTELLUNG	ABGLEICH-PUNKTE	EINSTELLMETHODE	DIA-GRAMM
1	Laser-Leistung	—	Den Sensor des Lichtleistungsmeters auf die Ablasterlinse setzen.	Die Spannungsversorgung einschalten, während der Teststift kurzgeschlossen wird, um den Testmodus zu aktivieren. Die Taste Manual S. (→) drücken, um den Ablaster nach außen zu bewegen. Die CHECK-Taste drücken, um sicherzustellen, daß der LD in Betrieb ist. Sicherstellen, daß 03 angezeigt wird.	—	Bei einer Leistung von 0,1 — 0,3 mV ist der Ablaster in Ordnung, wenn der HF-Pegel mehr als 1,0 Vc-c und TE (Servo offen) mehr als 0,5 Vc-c im richtigen Beugungsgitter beträgt.	(a)
2	Spurhaltespulen-Gleichstrom-Versatz	—	Ein Gleichstrom-Voltmeter oder ein Oszilloskop an beide Stifte von CN6 anschließen.	Die STOP-Taste drücken. Sicherstellen, daß 01 angezeigt wird.	SPURHALTE-SPULEN-GLEICHSTROM-VERSATZ VR6 (X32-1400)	0 ± 10 mV	(b)
3	Spurhalterheiler-Balance	TESTDISC TYP 4	Ein Oszilloskop an CH1: RF (X32-1400; CN2-1) und CH2: TE (X32-1400; CN3-3) anschließen. GND des Oszilloskops muß an CN3-1 (VREF) angeschlossen werden.	REPEAT drücken und Disc-Träger öffnen. Die Disc einsetzen und den Disc-Träger mit der Hand schieben. Die CHECK-Taste drücken und sicherstellen, daß 03 angezeigt wird.	TE-BALANCE VR1 (X32-1400)	Vertikal symmetrisch oder Gleichstrom = 0 ± 0,05 V	(c)
4	Fokustheiler-Balance	TESTDISC TYP 4	Ein Oszilloskop an CH1: RF (X32-1400; CN2-1) und CH2: TE (X32-1400; CN3-3) anschließen. GND des Oszilloskops muß an CN3-1 (VREF) angeschlossen werden.	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	FE-BALANCE VR4 (X32-1400)	bestes Augenmuster	(d)
5	Fokus-verstärkung	TESTDISC TYP 4 Ein Signal von 1,4 kHz 0,5 Vrms durch Stift 2 von CN4 (X32-1400) senden.	Ein TPF an Stift 1 von CN4 anschließen. Dieses mit einem Oszilloskop oder Wechselstrom-Voltmeter verbinden (X32-1400).	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	FOKUS-VERSTÄRKUNG VR3 (X32-1400)	50 mVrms	(e)
6	Spurhalte-verstärkung	TESTDISC TYP 4 Ein Signal von 1,4 kHz 0,5 Vrms durch Stift 2 von CN4 (X32-1400) senden.	Ein TPF an Stift 5 von CN4 anschließen. Dieses mit einem Oszilloskop oder Wechselstrom-Voltmeter verbinden (X32-1400).	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	SPURHALTE-VERSTÄRKUNG VR2 (X32-1400)	50 mVrms	(e)


Hinweis: Testdisc Typ 4 — SONY Testdisc YEDS-18 oder äquivalent.

ADJUSTMENT/REGLAGE/ABGLEICH

(a) Laser Power




(a) Diffraction Grid Confirmation




- RF and T. Error Signals when Diffraction Grid is correct. (Picture 1)

(e) Focus Gain, Tracking Gain




FOCUS GAIN
GAIN DE MISE AU POINT
FOKUSVERSTÄRKUNG

TRACKING GAIN
GAIN D' ALIGNMENT
SPURHALTEVERSTÄRKUNG



- RF and T. Error Signals when Diffraction Grid is slightly OFF.
- The T. Error is small, and the envelope is as shown below. (Picture 2)




- The RF and T. Error Signals during Test Mode (Focus ON)
- There is a "bump" in the T. Error when the RF Trigger Point is shown in the picture when the Sub- and Main Beams are in the same bit on a track in tracing during Diffraction Grid Adjustment. (Picture 3)

ADJUSTMENT


ADJUSTMENT

- The RF and E. Spot Signals during Test Mode (Play).
- When the Diffraction Grid is correctly adjusted, the E. Spot trigger (bump) can be confirmed about 12 μ sec after the RF Signal.




(c) Tracking Error Balance Adjustment

- The RF and T. Error Signals during Test Mode (Focus ON) (Test Disc Type: 4)
- T. Error is adjusted so that the symmetry is centered at 0 V (Tracking Balance).



(d) Focus Error Balance Adjustment

- RF Signal during Test Mode (Play)
- Should be adjusted so that each center cross point will be a point, and so that points that cross above and below are clear, as shown in the picture.



2


3

4


5






6

7



FRONT
←





Refer to the schematic diagram for the values of resistors and capacitors.


X29-1900-00





Ref. No.	IC	Q	Address
		1	3K
		2	4L
		3	3L
		4	4L
		5	4L
		1	4L

X32-1400-10

Ref. No.	IC	Q	Address
		1	2H
		2	3H
		3	3F
		4	5G
		5	5H
		6	4H
		7	4G
		8	4G
		9	2F
		10	4E
		11	5F
		12	5F
		13	6H
		14	6E
		15	6E
		16	5E
		17	7F
		18	6F
		19	6E
		20	6F
		21	7E
		22	7E
		1	3H
		2	4H
		3	4E
		4	4D
		5	3E
		6	6G
		7	6G
		8	2H
		9	4D
		10	4E
		11	4F
		12	6E
		13	5D
		14	5E
		15	6D
		16	6F
		17	3B
		18	2D

PC BOARD (Foil Side View)






Refer to the schematic diagram for the values of resistors and capacitors.















X29-1900-00

Ref. No.	Address
IC 0	
1	
2	
3	
4	
5	
1	




X32-1400-10

Ref. No.	Address
IC 0	
1	2W
2	3W
3	3Y
4	5W
5	5W
6	4W
7	4X
8	4X
9	2X
10	
11	5Y
12	5Y
13	5V
14	6Z
15	5Y
16	5Y
17	6Y
18	6Y
19	6Z
20	6Y
21	6Z
22	6Z
1	3W
2	4W
3	4Y
4	4Z
5	3Z
6	5X
7	6X
8	2V
9	4AA
10	4Z
11	4Y
12	6Z
13	5Z
14	5Y
15	6Z
16	5Y
17	3AB
18	2AA



- DTA124EN

- DTC124EN
2SA1534A
2SA733(A)
2SA954
2SC2003
2SC2878
2SC3246
2SC3940A
2SC945(A)

- 2SB772

- 2SA933S
2SC1740S

- 2SD1944

- NJM4558D

- PCM56P-L-1

- NJM2058D

- TC74HC02AP
TC74HC74AP

- PD0036

- M5218P
M5223P
NJM4565D

- STA341M

- 2SK246

- LC3518BS



(X32 B/5)



EXPLODED VIEW (MECHANISM)

JAPAN MADE

SINGAPORE MADE






CAUTION: For continued safety, replace safety critical components only with manufacturer's recommended parts (refer to parts list). Δ Indicates safety critical components. To reduce the risk of electric shock, leakage-current or resistance measurements shall be carried out (exposed parts are acceptably insulated from the supply circuit) before the appliance is returned to the customer.

DC voltages are as measured with a high impedance voltmeter. Values may vary slightly due to variations between individual instruments or/and units.

Les tensions c.c. doivent être mesurées avec un voltmètre à haute impédance. Les valeurs peuvent différer légèrement du fait des variations inhérentes aux appareils et aux instruments de mesure individuels.

Die angegebenen Gleichspannungswerte wurden mit einem hochohmigen Spannungsmesser gemessen. Dabei schwanken die Meßwerte aufgrund von Unterschieden zwischen einzelnen Instrumenten oder Geräten u. U. geringfügig.

- | | | | |
|---------------|------------------------|----------------------|--------------------|
| (X32-1400-01) | | D1-17, 22, 23, 33-41 | |
| IC1 | : TA8101N | D18-21, 26 | : HSS104 or ISS133 |
| IC2 | : NJM2058D | D24, 25, 28 | : S55 66B |
| IC3 | : TC9201BF | | : HZS5.6N(B2) |
| IC4 | : TC9200BF | D27 | : or RD5.6ES(B2) |
| IC5 | : HM6116ASP-15 | D29 | : HZS30N(B2) |
| | or LC3518BSL-15 | | : or RD30ES(B2) |
| IC6-8,12 | : NJM4558D | D30-32 | : HZS5.1N(B2) |
| IC9 | : TC74HC02AP | | : or RD5.1ES(B2) |
| IC10 | : PD0036 | | : HZS8.2N(B2) |
| IC11 | : TC74HC74AP | | : or RD8.2ES(B2) |
| IC13,14 | : PGM56P-L-1 | | |
| IC15,16 | : NJM4565D | | |
| IC17 | : μ PD7521ZACW-099 | | |
| IC18 | : M5218P | | |
| Q1,10 | : DTA124EN | | |
| Q2,9 | : DTC124EN | | |
| Q4,7 | : 2SC3940A | | |
| Q5 | : 2SB772(Q, P) | | |
| Q6 | : STA341M | | |
| Q8 | : 2SA1534A | | |
| Q11 | : 2SD1944 | | |
| Q12, 13, 15 | : 2SA954(L, K) | | |
| Q14 | : 2SK246(Y, GR) | | |
| Q16 | : 2SC2003(L, K) | | |
| Q18, 18 | : 2SC1740S(Q, R) | | |
| | or 2SC945(A)(Q, P) | | |
| Q19-22 | : 2SC2878(B) | | |



- | | | | |
|---|--------------------------------|-----|--------------------------------|
| A | : N09-1898-15 | H | : N09-1522-08 |
| B | : N09-2613-05 | L | : N84-2006-46 |
| C | : N09-2627-05 | M | : N87-2606-46 |
| D | : N09-2628-05 | N | : N89-2606-46 |
| E | : N86-2606-46 | O | : N89-3010-46 |
| F | : \varnothing 2.6x6 (Bl-Tap) | P | : \varnothing 2.6x6 (Br-Tap) |
| G | : \varnothing 2x4 (Tap) | Q | : \varnothing 2.6x6 (Bl-Tap) |
| H | : M 2x2.5 | R | : \varnothing 3x10 (Bl-Tap) |
| J | : M 2x3.5 | BLK | : N39-2035-45 |

Parts with the exploded numbers larger than 700 are not supplied.

DP-1510
KENWOOD

DP-1510

EXPLODED VIEW (MECHANISM)

(Singapore made)

101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805

808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000

M2.6x6
 M1.7x3
 M2.5x8
 M2.6
 M2x4 (B1)
 M2.5x3 (B1)
 #2x4 (Top)
 #2.5x5 (B1-Top)
 #2.5x6 (B1-Top)
 #2.5x6 (B1-Top)
 M2.5x8 (TP)
 M2.5x10(B,-Top)
 #2.6x10(B,-Top)

N09-2528-05
 N09-2659-08
 N09-2670-08
 N09-2671-08
 N09-2680-05
 N09-1898-15
 N35-2004-46
 N35-2603-46
 N66-2004-46
 N66-2605-46
 N67-2000-46
 N90-2608-46
 N30-2005-46
 N89-2610-45

Parts with the exploded numbers larger than 700 are not supplied.

DP-1510

EXPLODED VIEW (UNIT)

(Singapore made)

201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000

FL1
 S1 S2 S3 S4 S5
 S6 S7 S8 S9 S10
 S11
 S12 S13
 S14 S15 S16 S17
 S18 S19 S20 S21 S22 S23 S24
 S25 S26 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 S37 S38 S39 S40 S41 S42 S43 S44 S45 S46 S47 S48 S49 S50 S51 S52 S53 S54 S55 S56 S57 S58 S59 S60 S61 S62 S63 S64 S65 S66 S67 S68 S69 S70 S71 S72 S73 S74 S75 S76 S77 S78 S79 S80 S81 S82 S83 S84 S85 S86 S87 S88 S89 S90 S91 S92 S93 S94 S95 S96 S97 S98 S99 S100

O # 31.6 (B1-Top) BLK N89-3008-45
 R # 31.6 (B1-Top) N89-3008-46
 S # 31.6 (B1-Top) N89-3008-46

Parts with the exploded numbers larger than 700 are not supplied.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teil ohne Parts No. werden nicht geliefert.

Table with columns: Ref. No., Address, New Parts, Parts No., Description, Destination, Remarks. Includes sub-section DP-1510 with various electrical and mechanical parts.

E: Scandinavia & Europe K: USA P: Canada
U: PN(Far East, Hawaii) T: England M: Other Areas
UE: AAFES(Europe) X: Australia
J: Japan made S: Singapore made F: France made
A indicates safety critical components.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teil ohne Parts No. werden nicht geliefert.

Table with columns: Ref. No., Address, New Parts, Parts No., Description, Destination, Remarks. Includes sub-section APC UNIT (X29-1990-00) and CD PLAYER UNIT (X32-1400-12).

E: Scandinavia & Europe K: USA P: Canada
U: PN(Far East, Hawaii) T: England M: Other Areas
UE: AAFES(Europe) X: Australia
J: Japan made S: Singapore made F: France made
A indicates safety critical components.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Telle ohne Parts No. werden nicht geliefert.

Ref. No. 参照番号	Address 位置	Parts No. 部品番号	Description 部品名 / 規格	Re- marks 向標号
C24		CK45FF1H103Z	CERAMIC	J
C25		CE04KW1A101M	ELECTR0	S
C26		CE04LW1C220M	ELECTR0	
C27		CF92EV1H472J	MF	
C28		CF92EV1H122J	MF	
C29		CF92EV1H152J	MF	
C30		CF92EV1H182J	MF	
C31		CF92EV1H212J	MF	
C32		CF92EV1H242J	MF	
C33		CF92EV1H272J	MF	
C34		CF92EV1H302J	MF	
C35		CF92EV1H332J	MF	
C36		CF92EV1H362J	MF	
C37		CF92EV1H392J	MF	
C38		CF92EV1H422J	MF	
C39		CF92EV1H452J	MF	
C40		CF92EV1H482J	MF	
C41		CF92EV1H512J	MF	
C42		CF92EV1H542J	MF	
C43		CF92EV1H572J	MF	
C44		CF92EV1H602J	MF	
C45		CF92EV1H632J	MF	
C46		CF92EV1H662J	MF	
C47		CF92EV1H692J	MF	
C48		CF92EV1H722J	MF	
C49		CF92EV1H752J	MF	
C50		CF92EV1H782J	MF	
C51		CF92EV1H812J	MF	
C52		CF92EV1H842J	MF	
C53		CF92EV1H872J	MF	
C54		CF92EV1H902J	MF	
C55		CF92EV1H932J	MF	
C56		CF92EV1H962J	MF	
C57		CF92EV1H992J	MF	
C58		CF92EV1H1022J	MF	
C59		CF92EV1H1052J	MF	
C60		CF92EV1H1082J	MF	
C61		CF92EV1H1112J	MF	
C62		CF92EV1H1142J	MF	
C63		CF92EV1H1172J	MF	
C64		CF92EV1H1202J	MF	
C65		CF92EV1H1232J	MF	
C66		CF92EV1H1262J	MF	
C67		CF92EV1H1292J	MF	
C68		CF92EV1H1322J	MF	
C69		CF92EV1H1352J	MF	
C70		CF92EV1H1382J	MF	
C71		CF92EV1H1412J	MF	
C72		CF92EV1H1442J	MF	
C73		CF92EV1H1472J	MF	
C74		CF92EV1H1502J	MF	
C75		CF92EV1H1532J	MF	
C76		CF92EV1H1562J	MF	
C77		CF92EV1H1592J	MF	
C78		CF92EV1H1622J	MF	
C79		CF92EV1H1652J	MF	
C80		CF92EV1H1682J	MF	
C81		CF92EV1H1712J	MF	
C82		CF92EV1H1742J	MF	
C83		CF92EV1H1772J	MF	
C84		CF92EV1H1802J	MF	
C85		CF92EV1H1832J	MF	
C86		CF92EV1H1862J	MF	
C87		CF92EV1H1892J	MF	
C88		CF92EV1H1922J	MF	
C89		CF92EV1H1952J	MF	
C90		CF92EV1H1982J	MF	
C91		CF92EV1H2012J	MF	
C92		CF92EV1H2042J	MF	
C93		CF92EV1H2072J	MF	
C94		CF92EV1H2102J	MF	
C95		CF92EV1H2132J	MF	
C96		CF92EV1H2162J	MF	
C97		CF92EV1H2192J	MF	
C98		CF92EV1H2222J	MF	
C99		CF92EV1H2252J	MF	
C100		CF92EV1H2282J	MF	
C101		CF92EV1H2312J	MF	
C102		CF92EV1H2342J	MF	
C103		CF92EV1H2372J	MF	
C104		CF92EV1H2402J	MF	
C105		CF92EV1H2432J	MF	
C106		CF92EV1H2462J	MF	
C107		CF92EV1H2492J	MF	
C108		CF92EV1H2522J	MF	
C109		CF92EV1H2552J	MF	
C110		CF92EV1H2582J	MF	
C111		CF92EV1H2612J	MF	
C112		CF92EV1H2642J	MF	
C113		CF92EV1H2672J	MF	
C114		CF92EV1H2702J	MF	
C115		CF92EV1H2732J	MF	
C116		CF92EV1H2762J	MF	
C117		CF92EV1H2792J	MF	
C118		CF92EV1H2822J	MF	
C119		CF92EV1H2852J	MF	
C120		CF92EV1H2882J	MF	
C121		CF92EV1H2912J	MF	
C122		CF92EV1H2942J	MF	
C123		CF92EV1H2972J	MF	
C124		CF92EV1H3002J	MF	
C125		CF92EV1H3032J	MF	
C126		CF92EV1H3062J	MF	
C127		CF92EV1H3092J	MF	
C128		CF92EV1H3122J	MF	
C129		CF92EV1H3152J	MF	
C130		CF92EV1H3182J	MF	
C131		CF92EV1H3212J	MF	
C132		CF92EV1H3242J	MF	
C133		CF92EV1H3272J	MF	
C134		CF92EV1H3302J	MF	
C135		CF92EV1H3332J	MF	
C136		CF92EV1H3362J	MF	
C137		CF92EV1H3392J	MF	
C138		CF92EV1H3422J	MF	
C139		CF92EV1H3452J	MF	
C140		CF92EV1H3482J	MF	
C141		CF92EV1H3512J	MF	
C142		CF92EV1H3542J	MF	
C143		CF92EV1H3572J	MF	
C144		CF92EV1H3602J	MF	
C145		CF92EV1H3632J	MF	
C146		CF92EV1H3662J	MF	
C147		CF92EV1H3692J	MF	
C148		CF92EV1H3722J	MF	
C149		CF92EV1H3752J	MF	
C150		CF92EV1H3782J	MF	
C151		CF92EV1H3812J	MF	
C152		CF92EV1H3842J	MF	
C153		CF92EV1H3872J	MF	
C154		CF92EV1H3902J	MF	
C155		CF92EV1H3932J	MF	
C156		CF92EV1H3962J	MF	
C157		CF92EV1H3992J	MF	
C158		CF92EV1H4022J	MF	
C159		CF92EV1H4052J	MF	
C160		CF92EV1H4082J	MF	
C161		CF92EV1H4112J	MF	
C162		CF92EV1H4142J	MF	
C163		CF92EV1H4172J	MF	
C164		CF92EV1H4202J	MF	
C165		CF92EV1H4232J	MF	
C166		CF92EV1H4262J	MF	
C167		CF92EV1H4292J	MF	
C168		CF92EV1H4322J	MF	
C169		CF92EV1H4352J	MF	
C170		CF92EV1H4382J	MF	
C171		CF92EV1H4412J	MF	
C172		CF92EV1H4442J	MF	
C173		CF92EV1H4472J	MF	
C174		CF92EV1H4502J	MF	
C175		CF92EV1H4532J	MF	
C176		CF92EV1H4562J	MF	
C177		CF92EV1H4592J	MF	
C178		CF92EV1H4622J	MF	
C179		CF92EV1H4652J	MF	
C180		CF92EV1H4682J	MF	
C181		CF92EV1H4712J	MF	
C182		CF92EV1H4742J	MF	
C183		CF92EV1H4772J	MF	
C184		CF92EV1H4802J	MF	
C185		CF92EV1H4832J	MF	
C186		CF92EV1H4862J	MF	
C187		CF92EV1H4892J	MF	
C188		CF92EV1H4922J	MF	
C189		CF92EV1H4952J	MF	
C190		CF92EV1H4982J	MF	
C191		CF92EV1H5012J	MF	
C192		CF92EV1H5042J	MF	
C193		CF92EV1H5072J	MF	
C194		CF92EV1H5102J	MF	
C195		CF92EV1H5132J	MF	
C196		CF92EV1H5162J	MF	
C197		CF92EV1H5192J	MF	
C198		CF92EV1H5222J	MF	
C199		CF92EV1H5252J	MF	
C200		CF92EV1H5282J	MF	
C201		CF92EV1H5312J	MF	
C202		CF92EV1H5342J	MF	
C203		CF92EV1H5372J	MF	
C204		CF92EV1H5402J	MF	
C205		CF92EV1H5432J	MF	
C206		CF92EV1H5462J	MF	
C207		CF92EV1H5492J	MF	
C208		CF92EV1H5522J	MF	
C209		CF92EV1H5552J	MF	
C210		CF92EV1H5582J	MF	
C211		CF92EV1H5612J	MF	
C212		CF92EV1H5642J	MF	
C213		CF92EV1H5672J	MF	
C214		CF92EV1H5702J	MF	
C215		CF92EV1H5732J	MF	
C216		CF92EV1H5762J	MF	
C217		CF92EV1H5792J	MF	
C218		CF92EV1H5822J	MF	
C219		CF92EV1H5852J	MF	
C220		CF92EV1H5882J	MF	
C221		CF92EV1H5912J	MF	
C222		CF92EV1H5942J	MF	
C223		CF92EV1H5972J	MF	
C224		CF92EV1H6002J	MF	
C225		CF92EV1H6032J	MF	
C226		CF92EV1H6062J	MF	
C227		CF92EV1H6092J	MF	
C228		CF92EV1H6122J	MF	
C229		CF92EV1H6152J	MF	
C230		CF92EV1H6182J	MF	
C231		CF92EV1H6212J	MF	
C232		CF92EV1H6242J	MF	
C233		CF92EV1H6272J	MF	
C234		CF92EV1H6302J	MF	
C235		CF92EV1H6332J	MF	
C236		CF92EV1H6362J	MF	
C237		CF92EV1H6392J	MF	
C238		CF92EV1H6422J	MF	
C239		CF92EV1H6452J	MF	
C240		CF92EV1H6482J	MF	
C241		CF92EV1H6512J	MF	
C242		CF92EV1H6542J	MF	
C243		CF92EV1H6572J	MF	
C244		CF92EV1H6602J	MF	
C245		CF92EV1H6632J	MF	
C246		CF92EV1H6662J	MF	
C247		CF92EV1H6692J	MF	
C248		CF92EV1H6722J	MF	
C249		CF92EV1H6752J	MF	
C250		CF92EV1H6782J	MF	
C251		CF92EV1H6812J	MF	
C252		CF92EV1H6842J	MF	
C253		CF92EV1H6872J	MF	
C254		CF92EV1H6902J	MF	
C255		CF92EV1H6932J	MF	
C256		CF92EV1H6962J	MF	
C257		CF92EV1H6992J	MF	
C258		CF92EV1H7022J	MF	
C259		CF92EV1H7052J	MF	
C260		CF92EV1H7082J	MF	
C261		CF92EV1H7112J	MF	
C262		CF92EV1H7142J	MF	
C263		CF92EV1H7172J	MF	
C264		CF92EV1H7202J	MF	
C265		CF92EV1H7232J	MF	
C266		CF92EV1H7262J	MF	
C267		CF92EV1H7292J	MF	

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teil ohne Parts No. werden nicht geliefert.

Ref. No. 参照番号	Address 位置	New Parts 新部品	Parts No. 部品番号	Description 部品名 / 規格	Desti- nation 向	Re- marks 備考
△ 536	1F		S40-1103-05	PUSH SWITCH (POWER TYPE)	M	J
537	1F		S31-2131-05	SLIDE SWITCH (POWER TYPE)		
01 -17			HSS104	DIODE		
01 -17			1S5133	DIODE		
018 -21			5S546B	DIODE		
022 ,23			HSS104	DIODE		
022 ,23			1S5133	DIODE		
024 ,25			HZ55-6N(B2)	ZENER DIODE		
024 ,25			R03-65S(B2)	ZENER DIODE		
026			S3566B	DIODE		
027			HZ530N(B)	ZENER DIODE		
027			R030ES(B)	ZENER DIODE		
028			HZ55-6N(B2)	ZENER DIODE		
028			R05-65S(B2)	ZENER DIODE		
029			HZ55-1N(B2)	ZENER DIODE		
029			R05-1BS(B2)	ZENER DIODE		
030 -32			HZ58-2N(B2)	ZENER DIODE		
030 -32			R08-2CS(B2)	ZENER DIODE		
033 -42			HSS104	DIODE		
033 -42			1S5133	DIODE		
033 -42			FP10AM19	FLUORESCENT INDICATOR TUBE		
FL1	1E		T48101N	IC(SERVØ)		
IC1				IC(OP AMP X4)		
IC2			NJM2058D	IC(SERVØ PROCESSOR)		
IC3			TC9201BF	IC(DATA PROCESSOR)		
IC4			TC9200BF	IC(2KX8 RAM)		
IC5			LC3518BSL-15	IC(OP AMP X2)		
IC6 -8			NJM4558D	IC(OP AMP X2)		
IC9			TC74HC02AP	IC(QUAD 2-INPUT NØR GATE)		
IC10			5S5807EP	IC(DIGITAL FILTER FOR CD)		
IC11			TC74C74AP	IC(QUAD D-TYPE FLIP FLOP)		
IC12			NJM4558D	IC(OP AMP X2)		
IC13,14			PCM56P-L-1	IC(DA CONVERTER)		
IC15,16			NJM4565D	IC(OP AMP X2)		
IC17			UPD75212ACM-099	IC(MICROPROCESSOR)		
IC18			MS218P	IC(OP AMP X2)		
Q1			DTA124EN	DIGITAL TRANSISTØR		
Q2			DTA124EN	DIGITAL TRANSISTØR		
Q3			2SC1740S(Q,R)	TRANSISTØR		S
Q3			2SC945(A)(Q,P)	TRANSISTØR		S
Q4			2SC3940A	TRANSISTØR		
Q5			2SB772(Q,P)	TRANSISTØR		
Q6			STA341M	TRANSISTØR		
Q7			2SC3940A	TRANSISTØR		
Q8			2SA1534A	TRANSISTØR		
Q9			DTA124EN	DIGITAL TRANSISTØR		
Q10			DTA124EN	DIGITAL TRANSISTØR		
Q11			2SD1944	TRANSISTØR		
Q12 ,13			2SA95A(L,K)	TRANSISTØR		
Q14			2SK246(Y,GR)	FEET		
Q15			2SA95A(L,K)	TRANSISTØR		
Q16			2SC203(L,K)	TRANSISTØR		
Q17 ,18			2SC1740S(Q,R)	TRANSISTØR		
Q17 ,18			2SC945(A)(Q,P)	TRANSISTØR		
Q19 -22			2SC2878(B)	TRANSISTØR		

E: Scandinavia & Europe K: USA P: Canada
U: PK(Far East, Hawaii) T: England M: Other Areas
UE: AAFES(Europe) X: Australia
J: Japan made
S: Singapore made
F: France made
△ indicates safety critical components.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teil ohne Parts No. werden nicht geliefert.

Ref. No. 参照番号	Address 位置	New Parts 新部品	Parts No. 部品番号	Description 部品名 / 規格	Desti- nation 向	Re- marks 備考
MECHANISM UNIT (X92-1300-04): Japan made						
1	1A		A11-0278-03	SUB CHASSIS		J
2	2B	*	040-0837-05	MECHANISM ASSY		S
3	1A		002-0086-06	TURNTABLE PLATTER		J
4	2B	*	010-2227-03	SLIDER		J
5	2A		010-2249-04	ROD		J
6	2A		013-0722-04	GEAR		J
7	2A		013-0723-04	GEAR		J
8	3B	*	013-0724-03	GEAR		J
9	2B	*	013-0745-08	GEAR		J
10	2B	*	013-0746-08	GEAR		J
11	3A		013-0747-14	GEAR		J
12	2A		015-0284-04	MOTOR PULLEY		J
13	1B	*	016-0191-04	BELT		J
14	1B	*	E31-4845-05	WIRING HARNESS		J
16	2B	*	E31-4845-05	WIRING HARNESS		J
17	1A	*	F07-0544-08	COVER		J
18	3B	*	F19-0593-04	BLIND PLATE		J
19	2B	*	F31-0182-04	REINFORCING HARDWARE		J
20	2A	*	G01-2308-08	COMPRESSION SPRING		J
21	2B	*	G02-0493-04	FLAT SPRING		J
22	3B	*	G02-0494-04	FLAT SPRING		J
23	2B,3B	*	G02-0495-08	FLAT SPRING		J
24	2B	*	G01-2391-08	COMPRESSION SPRING		J
25	3A		G01-2392-08	COMPRESSION SPRING		J
27	1A		J02-0386-04	FOOT		J
28	2A	*	J11-0130-03	CLAMPER		J
29	2B	*	J11-0134-05	WIRE CLAMPER		J
30	2B,3B	*	J19-3165-03	HOLDER		J
31	3B		J02-1027-05	INSULATOR		J
32	2A	*	J42-0170-08	BUSHING		J
33	2A	*	J90-0617-03	GUIDE		J
34	3B	*	J90-0618-03	GUIDE		J
35	2B	*	J90-0623-08	RAIL		J
36	1B	*	J90-0624-08	GUIDE		J
37	1B	*	J91-0393-05	PICKUP		J
40	2A		J99-0053-01	TRAY		S
41	1A		J61-0081-05	WIRE BAND		J
42	25	*	N19-0891-04	FLAT WASHER		J
43	25	*	N19-1170-04	FLAT WASHER		J
44	2A	*	N19-1179-05	FLAT WASHER		J
45	2A	*	N09-1698-15	MACHINE SCREW		J
46	3B	*	N09-2613-05	SEMS (TAPITTE SCREW)		J
47	2A	*	N09-2627-05	MACHINE SCREW		J
48	3B	*	N09-2680-05	MACHINE SCREW		J
49	2A	*	N09-2628-05	MACHINE SCREW		J
50	2A	*	N84-2004-46	PAN HEAD TPIITTE SCREW		J
51	2B	*	N39-2025-46	PAN HEAD MACHINE SCREW		J
52	2B	*	N39-2035-45	PAN HEAD MACHINE SCREW		J
53	1A	*	N89-2606-46	BINDING HEAD TAPITTE SCREW		J
54	3A	*	N89-3010-46	BINDING HEAD TAPITTE SCREW		J

E: Scandinavia & Europe K: USA P: Canada
U: PK(Far East, Hawaii) T: England M: Other Areas
UE: AAFES(Europe) X: Australia
J: Japan made
S: Singapore made
F: France made
△ indicates safety critical components.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No. 参照番号	Address 位置	New Parts 新	Parts No. 部品番号	Description 部品名 / 規格	Desti- nation 仕向備考
51	2B	*	N09-522-05	SET SCREW (3X8)	J
52		*	S46-1122-05	LEAF SWITCH	J
		*	S33-2060-05	LEVER ROTARY SWITCH	J
45	3A	*	T42-0483-05	DC MOTOR	J
46	3B	*	T42-0495-05	DC MOTOR	J
47	3B	*	T42-0496-05	DC MOTOR	J
48	3B	*	T42-0497-08	MOTOR ASSY	J
49	1A	*	T50-1036-04	YOK	J
50	1A	*	T99-0222-05	MAGNET	J
51	1A	*	X29-1990-01	CONTROL CIRCUIT UNIT	S
MECHANISM ASSY (X92-1340-00) : Singapore made					
101	1C	*	A11-0617-08	SUB CHASSIS ASSY	
102	2D	*	A11-0618-08	SUB CHASSIS ASSY	
106	2B	*	B10-2314-08	STEPPER MOTOR	
107	3D	*	B10-2315-08	ROTOR	
108	3D	*	B12-0126-08	CONTROL CAM	
110	1C	*	D13-0799-08	DRIVE GEAR	
111	1D	*	D13-0800-08	GEAR	
112	1D	*	D13-0801-08	DRIVING PULLEY	
113	2D	*	D13-0802-08	GEAR (A)	
114	2D	*	D13-0803-08	GEAR (B)	
115	1D	*	D14-0300-08	ROLLER	
116	1D	*	D16-0276-08	BEEL (A)	
117	1C	*	F01-0515-05	CONNECTOR	
118	1C	*	F01-0516-05	CONNECTOR	
119	1D	*	F17-0554-08	COVER	
120	1D	*	F17-0555-08	COVER	
121	3D	*	F21-0187-08	PRINTING UNIT	
122	3D	*	F21-0188-08	SLIP SHEET	
123	1D	*	G01-2375-08	EXPRESSIBLE SPRING (A)	
124	1D	*	G01-2376-08	EXPRESSIBLE SPRING (B)	
125	1B	*	G02-0917-08	SPRING	
126	1B	*	G02-0918-08	COMPRESSOR SPRING	
127	1D	*	G02-0919-08	TRAY GUIDE SPRING (A)	
128	1D	*	G02-0919-08	TRAY GUIDE SPRING (B)	
134	2C	*	G13-0237-08	CUSHION	
135	1D	*	J02-1019-08	TRAY GUIDE	
136	2C	*	J02-1021-08	SPRING	
138	2D	*	J02-1021-08	FOOT	
139	2D	*	J02-1022-08	FOOT	
140	1C	*	J11-0145-08	CLAMP	

E: Scandinavia & Europe K: USA P: Canada
U: PX(Far East, Hawaii) T: England M: Other Areas
UE: AAFES(Europe) X: Australia
J: Japan made
S: Singapore made
F: France made
A indicates safety critical components.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No. 参照番号	Address 位置	New Parts 新	Parts No. 部品番号	Description 部品名 / 規格	Desti- nation 仕向備考
143	3D	*	J19-3148-08	HOLDER	
144	3D	*	J25-3149-08	PRINTED WIRING BOARD (MOTOR)	
145	2D	*	J30-0251-08	SPACER	
146	2D	*	J30-0252-08	SPACER	
147	2D	*	J30-0253-08	SPACER	
148	2D	*	J30-0254-08	SPACER	
149	3D	*	J42-0611-08	BUSHING	
150	1C	*	J90-0613-08	GUIDE (FRONT)	
151	1C	*	J90-0614-08	GUIDE (REAR)	
152	3D	*	J90-0615-08	GUIDE (SLIDE)	
153	3D	*	J91-0616-08	PICK UP	
154	3D	*	J91-0617-08	TRAY CLAMPER	
155	3D	*	J91-0618-08	WIRE RING	
156	1D	*	J11-0619-08	FLAT WASHER	
157	1D	*	J11-0620-08	FLAT WASHER	
158	1D	*	J11-0621-08	FLAT WASHER	
159	1D	*	J11-0622-08	SCREW	
160	1D	*	J11-0623-08	SCREW	
161	1D	*	J11-0624-08	SCREW	
162	1D	*	J11-0625-08	SCREW	
163	1D	*	J11-0626-08	SCREW	
164	1D	*	J11-0627-08	SCREW	
165	1D	*	J11-0628-08	SCREW	
166	1D	*	J11-0629-08	SCREW	
167	1D	*	J11-0630-08	SCREW	
168	1D	*	J11-0631-08	SCREW	
169	1D	*	J11-0632-08	SCREW	
170	1D	*	J11-0633-08	SCREW	
171	1D	*	J11-0634-08	SCREW	
172	1D	*	J11-0635-08	SCREW	
173	1D	*	J11-0636-08	SCREW	
174	1D	*	J11-0637-08	SCREW	
175	1D	*	J11-0638-08	SCREW	
176	1D	*	J11-0639-08	SCREW	
177	1D	*	J11-0640-08	SCREW	
178	1D	*	J11-0641-08	SCREW	
179	1D	*	J11-0642-08	SCREW	
180	1D	*	J11-0643-08	SCREW	
181	1D	*	J11-0644-08	SCREW	
182	1D	*	J11-0645-08	SCREW	
183	1D	*	J11-0646-08	SCREW	
184	1D	*	J11-0647-08	SCREW	
185	1D	*	J11-0648-08	SCREW	
186	1D	*	J11-0649-08	SCREW	
187	1D	*	J11-0650-08	SCREW	
188	1D	*	J11-0651-08	SCREW	
189	1D	*	J11-0652-08	SCREW	
190	1D	*	J11-0653-08	SCREW	
191	1D	*	J11-0654-08	SCREW	
192	1D	*	J11-0655-08	SCREW	
193	1D	*	J11-0656-08	SCREW	
194	1D	*	J11-0657-08	SCREW	
195	1D	*	J11-0658-08	SCREW	
196	1D	*	J11-0659-08	SCREW	
197	1D	*	J11-0660-08	SCREW	
198	1D	*	J11-0661-08	SCREW	
199	1D	*	J11-0662-08	SCREW	
200	1D	*	J11-0663-08	SCREW	
201	1D	*	J11-0664-08	SCREW	
202	1D	*	J11-0665-08	SCREW	
203	1D	*	J11-0666-08	SCREW	
204	1D	*	J11-0667-08	SCREW	
205	1D	*	J11-0668-08	SCREW	
206	1D	*	J11-0669-08	SCREW	
207	1D	*	J11-0670-08	SCREW	
208	1D	*	J11-0671-08	SCREW	
209	1D	*	J11-0672-08	SCREW	
210	1D	*	J11-0673-08	SCREW	
211	1D	*	J11-0674-08	SCREW	
212	1D	*	J11-0675-08	SCREW	
213	1D	*	J11-0676-08	SCREW	
214	1D	*	J11-0677-08	SCREW	
215	1D	*	J11-0678-08	SCREW	
216	1D	*	J11-0679-08	SCREW	
217	1D	*	J11-0680-08	SCREW	
218	1D	*	J11-0681-08	SCREW	
219	1D	*	J11-0682-08	SCREW	
220	1D	*	J11-0683-08	SCREW	
221	1D	*	J11-0684-08	SCREW	
222	1D	*	J11-0685-08	SCREW	
223	1D	*	J11-0686-08	SCREW	
224	1D	*	J11-0687-08	SCREW	
225	1D	*	J11-0688-08	SCREW	
226	1D	*	J11-0689-08	SCREW	
227	1D	*	J11-0690-08	SCREW	
228	1D	*	J11-0691-08	SCREW	
229	1D	*	J11-0692-08	SCREW	
230	1D	*	J11-0693-08	SCREW	
231	1D	*	J11-0694-08	SCREW	
232	1D	*	J11-0695-08	SCREW	
233	1D	*	J11-0696-08	SCREW	
234	1D	*	J11-0697-08	SCREW	
235	1D	*	J11-0698-08	SCREW	
236	1D	*	J11-0699-08	SCREW	
237	1D	*	J11-0700-08	SCREW	
238	1D	*	J11-0701-08	SCREW	
239	1D	*	J11-0702-08	SCREW	
240	1D	*	J11-0703-08	SCREW	
241	1D	*	J11-0704-08	SCREW	
242	1D	*	J11-0705-08	SCREW	
243	1D	*	J11-0706-08	SCREW	
244	1D	*	J11-0707-08	SCREW	
245	1D	*	J11-0708-08	SCREW	
246	1D	*	J11-0709-08	SCREW	
247	1D	*	J11-0710-08	SCREW	
248	1D	*	J11-0711-08	SCREW	
249	1D	*	J11-0712-08	SCREW	
250	1D	*	J11-0713-08	SCREW	
251	1D	*	J11-0714-08	SCREW	
252	1D	*	J11-0715-08	SCREW	
253	1D	*	J11-0716-08	SCREW	
254	1D	*	J11-0717-08	SCREW	
255	1D	*	J11-0718-08	SCREW	
256	1D	*	J11-0719-08	SCREW	
257	1D	*	J11-0720-08	SCREW	
258	1D	*	J11-0721-08	SCREW	
259	1D	*	J11-0722-08	SCREW	
260	1D	*	J11-0723-08	SCREW	
261	1D	*	J11-0724-08	SCREW	
262	1D	*	J11-0725-08	SCREW	
263	1D	*	J11-0726-08	SCREW	
264	1D	*	J11-0727-08	SCREW	
265	1D	*	J11-0728-08	SCREW	
266	1D	*	J11-0729-08	SCREW	
267	1D	*	J11-0730-08	SCREW	
268	1D	*	J11-0731-08	SCREW	
269	1D	*	J11-0732-08	SCREW	
270	1D	*	J11-0733-08	SCREW	
271	1D	*	J11-0734-08	SCREW	
272	1D	*	J11-0735-08	SCREW	
273	1D	*	J11-0736-08	SCREW	
274	1D	*	J11-0737-08	SCREW	
275	1D	*	J11-0738-08	SCREW	
276	1D	*	J11-0739-08	SCREW	
277	1D	*	J11-0740-08	SCREW	
278	1D	*	J11-0741-08	SCREW	
279	1D	*	J11-0742-08	SCREW	
280	1D	*	J11-0743-08	SCREW	
281	1D	*	J11-0744-08	SCREW	
282	1D	*	J11-0745-08	SCREW	
283	1D	*	J11-0746-08	SCREW	
284	1D	*	J11-0747-08	SCREW	
285	1D	*	J11-0748-08	SCREW	
286	1D	*	J11-0749-08	SCREW	
287	1D	*	J11-0750-08	SCREW	
288	1D	*	J11-0751-08	SCREW	
289	1D	*	J11-0752-08	SCREW	
290	1D	*	J11-0753-08	SCREW	
291	1D	*	J11-0754-08	SCREW	
292	1D	*	J11-0755-08	SCREW	
293	1D	*	J11-0756-08	SCREW	
294	1D	*	J11-0757-08	SCREW	
295	1D	*	J11-0758-08	SCREW	
296	1D	*	J11-0759-08	SCREW	
297	1D	*	J11-0760-08	SCREW	
298	1D	*	J11-0761-08	SCREW	
299	1D	*	J11-0762-08	SCREW	
300	1D	*	J11-0763-08		

