


Service Manual

DV8400 /F1N/N1G/S1G
/N1S/A1B/F1B/N1B/U1B

Super Audio CD / DVD Player



REMARK:

This service manual shows only the differences between the model DV8300 and the model DV8400.

This unit is a modified version adding DVI-D output, RS-232C control terminal to the DV8300 and making changes that come with the added functions.

All other information is described in the service manual of the model DV8300 (Code number 02AK855010).

For the dispatch of the after-sales service parts, refer to those service manuals with the first priority. Therefore, please use this document with referring to the model DV8300 service manual without fail.

TABLE OF CONTENTS

SECTION	PAGE
1. TECHNICAL SPECIFICATIONS	1
3. INFORMATIONS	2
8. WIRING DIAGRAM	3
9. BLOCK DIAGRAM	5
10. SCHEMATIC DIAGRAM	7
11. PARTS LOCATION	31
12. MICROPROCESSOR AND IC DATA	36
13. EXPLODED VIEW AND PARTS LIST	45
14. ELECTRICAL PARTS LIST	48

Please use this service manual with referring to the user guide (D.F.U.) without fail.

修理の際は、必ず取扱説明書を準備し操作方法を確認の上作業を行ってください。

marantz®

DV8400

MARANTZ DESIGN AND SERVICE

Using superior design and selected high grade components, **MARANTZ** company has created the ultimate in stereo sound. Only original **MARANTZ** parts can insure that your **MARANTZ** product will continue to perform to the specifications for which it is famous.

Parts for your **MARANTZ** equipment are generally available to our National Marantz Subsidiary or Agent.

ORDERING PARTS :

Parts can be ordered either by mail or by Fax.. In both cases, the correct part number has to be specified.

The following information must be supplied to eliminate delays in processing your order :

1. Complete address
2. Complete part numbers and quantities required
3. Description of parts
4. Model number for which part is required
5. Way of shipment
6. Signature : any order form or Fax. must be signed, otherwise such part order will be considered as null and void.

USA

MARANTZ AMERICA, INC
1100 MAPLEWOOD DRIVE
ITASCA, IL. 60143
USA
PHONE : 630 - 741 - 0300
FAX : 630 - 741 - 0301

EUROPE / TRADING

MARANTZ EUROPE B.V.
P. O. BOX 8744, BUILDING SILVERPOINT
BEEMDSTRAAT 11, 5653 MA EINDHOVEN
THE NETHERLANDS
PHONE : +31 - 40 - 2507844
FAX : +31 - 40 - 2507860

CANADA

LENBROOK INDUSTRIES LIMITED
633 GRANITE COURT,
PICKERING, ONTARIO L1W 3K1
CANADA
PHONE : 905 - 831 - 6333
FAX : 905 - 831 - 6936

PROFESSIONAL AMERICAS

SUPERSCOPE TECHNOLOGIES, INC.
MARANTZ PROFESSIONAL PRODUCTS
2640 WHITE OAK CIRCLE, SUITE A
AURORA, ILLINOIS 60504 USA
PHONE : 630 - 820 - 4800
FAX : 630 - 820 - 8103

PROFESSIONAL AUSTRALIA

TECHNICAL AUDIO GROUP PTY, LTD
43-53 Bridge Rd.,
STANMORE NSW 2048
AUSTRALIA
PHONE : +61 - (0)2 - 9519 - 0900
FAX : +61 - (0)2 - 9519 - 0600

PROFESSIONAL HONG KONG

Jolly ProAudio Broadcast Engineering Ltd.
UNIT 2, 10F, WAH HUNG CENTRE,
41 HUNG TO ROAD, KWUN TONG, KLN.,
HONG KONG
PHONE : 852 - 21913660
FAX : 852 - 21913990

AUSTRALIA

QualiFi Pty Ltd,
24 LIONEL ROAD,
MT. WAVERLEY VIC 3149
AUSTRALIA
PHONE : +61 - (0)3 - 9543 - 1522
FAX : +61 - (0)3 - 9543 - 3677

THAILAND

MRZ STANDARD CO., LTD
746 - 754 MAHACHAI ROAD.,
WANGBURAPAPIROM, PHRANAKORN,
BANGKOK, 10200 THAILAND
PHONE : +66 - 2 - 222 9181
FAX : +66 - 2 - 224 6795

SINGAPORE

WO KEE HONG DISTRIBUTION PTE LTD
130 JOO SENG ROAD
#03-02 OLIVINE BUILDING
SINGAPORE 368357
PHONE : +65 6858 5535 / +65 6381 8621
FAX : +65 6858 6078

NEW ZEALAND

WILDASH AUDIO SYSTEMS NZ
14 MALVERN ROAD MT ALBERT
AUCKLAND NEW ZEALAND
PHONE : +64 - 9 - 8451958
FAX : +64 - 9 - 8463554

TAIWAN

PAI- YUING CO., LTD.
6 TH FL NO, 148 SUNG KIANG ROAD,
TAIPEI, 10429, TAIWAN R.O.C.
PHONE : +886 - 2 - 25221304
FAX : +886 - 2 - 25630415

MALAYSIA

WO KEE HONG ELECTRONICS SDN. BHD.
2ND FLOOR BANGUNAN INFINITE CENTRE
LOT 1, JALAN 13/6, 46200 PETALING JAYA
SELANGOR DARUL EHSAN, MALAYSIA
PHONE : +60 - 3 - 7954 8088
FAX : +60 - 3 - 7954 7088

JAPAN *Technical*

MARANTZ JAPAN, INC.
35- 1, 7- CHOME, SAGAMIONO
SAGAMIHARA - SHI, KANAGAWA
JAPAN 228-8505
PHONE : +81 42 748 1013
FAX : +81 42 741 9190

日本マランツ株式会社

本社 〒228-8505
神奈川県相模原市相模大野7-35-1

KOREA

MK ENTERPRISES LTD.
ROOM 604/605, ELECTRO-OFFICETEL, 16-58,
3GA, HANGANG-RO, YONGSAN-KU, SEOUL
KOREA
PHONE : +822 - 3232 - 155
FAX : +822 - 3232 - 154

SHOCK, FIRE HAZARD SERVICE TEST :

CAUTION : After servicing this appliance and prior to returning to customer, measure the resistance between either primary AC cord connector pins (with unit NOT connected to AC mains and its Power switch ON), and the face or Front Panel of product and controls and chassis bottom.

Any resistance measurement less than 1 Megohms should cause unit to be repaired or corrected before AC power is applied, and verified before it is return to the user/customer.

Ref. UL Standard No. 1492.

In case of difficulties, do not hesitate to contact the Technical Department at above mentioned address.

1. TECHNICAL SPECIFICATIONS

General

System..... DVD-Video, DVD-Audio, DVD-R/RW,
Video-CD, SACD, CD and MP3 files

Power requirements

A Version AC 240 V, 50 Hz
C Version AC 220 V, 60 Hz
F Version..... AC 100 V, 50 / 60 Hz
K Version AC 220 V, 50 Hz
L Version..... AC 110 V, 60 Hz
N Version AC 230 V, 50 Hz
S Version AC 230 V, 50 / 60 Hz
U Version AC 120 V, 60 Hz

Power consumption

F Version..... 18 W
Other Version..... 19 W

Weight 6.5 kg (13 lb 44 oz)

Dimensions..... 440 (W) x 311 (D) x 89 (H) mm
(17 5/16 (W) x 12 1/4 (D) x 3 1/2 (H) in.)
(Not including protruding cables, etc.)

Operating temperature +5 °C to +35 °C (+41 °F to +96 °F)

Operating humidity 5% to 85% (no condensation)

S-Video output

Y (luminance) - Output level 1 Vp-p (75 Ω)

C (color) - Output level : NTSC 286 mVp-p (75 Ω)
: PAL 300 mVp-p (75 Ω)

Jacks S-VIDEO jack

Video output (2 individual outputs)

Output level..... 1 Vp-p (75 Ω)

Jacks RCA jack

Component video output (Y, C_B/P_B, C_R/P_B)

Output level..... Y : 1.0 Vp-p (75 Ω)

C_B/P_B, C_R/P_B : 0.7 Vp-p (75 Ω)

Jacks RCA jack

R / G / B output

Output level..... R / G / B : 0.7 Vp-p (75 Ω)

Jacks (N Version)..... 21 pin SCART connector

D1/D2 video output (except for N, U Version)

Output level..... Y : 1.0 Vp-p (75 Ω)

C_B/P_B, C_R/P_B : 0.7 Vp-p (75 Ω)

Jacks D terminal

DVI-D output

Jacks DVI-D 24 pin

The interface is based on TMDS(Transition Minimized Differential Signaling) tecnologe.

Audio output (2 individual outputs)

Output level

During audio output 200 mVrms (1 kHz, -20 dB)

Number of channels 2

Jacks RCA jack

Audio output (multi-channel / L, R, C, SW, LS, RS)

Output level

During audio output 200 mVrms (1 kHz, -20 dB)

Number of channels 6

Jacks RCA jack

Digital audio characteristics

Frequency response 4 Hz to 44 kHz (DVD fs: 96 kHz)

4 Hz to 88 kHz (DVD-Audio fs: 192 kHz)

S/N ratio..... more than 125 dB

Dynamic range more than 110 dB

Total harmonic distortion 0.00095 %

Wow and flutter..... Limit of measurement(0.001% W. PEAK)
or lower

Digital output

Optical digital output..... Optical digital jack

Coaxial digital output RCA jack

Accessories

Audio/Video cord 1

System Control cord..... 1

Power Cord..... 1

Remote control unit 1

AA (R6P) dry cell batteries..... 2

Operating Instructions 1

Notification

Concerning HDCP compatible DVI-D output

This product is equipped with an HDCP compatible DVI-D output terminal, but its output format is not formally authorized at this time for copyright protection reasons.

Therefore, when it is shipped, this output is not possible.

When the format has been formally authorized, an upgrade will provide compatibility necessary to perform this output.

お知らせ

HDCP 対応 DVI-D 出力について

本製品には HDCP 対応 DVI-D 出力端子を備えておりますが、この出力フォーマットは著作権保護の立場から現時点に於いては正式に許可されていません。

従いまして出荷時点では出力できない状態になっています。正式に許可され次第、アップグレードにて出力できるように対応する予定です。

3. INFORMATIONS


HOW TO CONFIRM THE RS-232C CONTROL FUNCTION

Necessary Equipment

- Windows PC
- RS-232C straight cable female-female
- Function check software (*DV8400RSR)

Operation procedure

1. Connect the RS-232C cable to the RS-232C connector on the rear panel of DV8400.
2. Turn on power of DV8400 and insert a CD disc.
3. Copy "232C_CONTROL" folder in (*DV8400RSR) to the PC.
4. Open the (*DV8400RSR) folder just copied to the PC.
5. Double click "Jig_DV8400_14.exe" to launch this communication software.
6. Select the COM port. (Ex. **Com1**)
7. Click "**START**".
8. Set the RS-232C CONTROL SW on the rear panel of DV8400 to RS-232C.
9. Click "**PLAY**" on the communication software in the PC.
10. If DV8400 turns into PLAY mode and time counter is indicated in window, this function check is OK.
11. Press STOP button.
12. Set the RS-232C CONTROL SW on the rear panel of DV8400 to RC-5/6.
13. Click "**FINISH**" on the communication software.
14. This function check is completed.



DVI

DVI is an abbreviation of Digital Visual Interface. It is a digital display interface standard decided by DDWG (Digital Display Working Group). This standard is to transmit video signal in digital.

HDCP

HDCP is an abbreviation of High-bandwidth Digital Content Protection. This is a video signal encoding process system for DVI. The purpose of HDCP is to protect video contents from illegal copies. A display with HDCP adopted DVI input is needed to receive the encoded signal.



DVI


Digital Visual Interface の略です。DDWG (Digital Display Working Group) が策定したデジタルディスプレイインターフェース規格です。ビデオ信号をデジタルで伝送することが出来ます。

HDCP


High-bandwidth Digital Content Protection の略です。DVI 用の映像向け暗号化処理方式です。映像コンテンツの違法コピーに対する保護を目的としており、暗号化された信号を受信するには、HDCP 対応の DVI 入力付ディスプレイが必要です。

9. BLOCK DIAGRAM





PD01-1/2



PM01-1/5

FROM PD01

FROM PS01

FROM PS01

FROM PS01

FROM PS01

FROM PS01

FROM PS01


FROM PS01


FROM PS01

FROM PS01




FROM PS01

FROM PS01






PM01-2/5








	RA44	RA45	RA46	RA47	RA48	RA49
EXCEPT N	0	NC	0	NC	0	NC
N	NC	0	NC	0	NC	0




PM01-3/5

	RV05	RV06	RV12	RV13	RV19	RV20	RV28	RV29
N ONLY	680	560	680	560	680	560	NC	0
EXCEPT N	470	470	470	470	470	470	0	NC






PM01-5/5



PF01




(*1) QF01 Pin No.11,12,14 SETTING


Region	Distination	Pin No. MS1	11	12	14
2	JAPAN	0	L	L	L
1	USA	1	H	L	L
4	AUS	2	L	H	L
3	ASIA	2	H	H	L
2	EURO	4	L	L	H
5	--	4	H	L	H
6	CHINA	2	H	H	H



-AREA INDICATION-
 F:Japan
 K:China
 N:Europe
 S:S'Pore
 U:USA and Canada

TO JI51 (PD02)



PD02-1/3





12 MICROPROCESSOR AND IC DATA

QF01:TMP87PM74F

Pin	PORT	Signal name	I/O	Contents of control	
1	P02/SO1	SOUT (F to M)	O	Serial bus data output for DV747	
2	P03	RESET_OUT	O	For the DV747 RESET terminal control	RESET: L
3	P04				
4	P05	XRDY	O	Serial data communication request signal for DV747	High: request /Low: no
5	P06	SCL	O	I2C clock (EEPROM control)	AT24C04
6	P07	SDA	I/O	I2C data (EEPROM control)	AT24C04
7	VSS			GND	
8	XOUT			8MHz X'TAL	
9	XIN			8MHz X'TAL	
10	RESET	RESET	I	Reset signal for the microprocessor	
11	P22	MODEL1	I	Set up of version	
12	P2	MODEL2	I	Set up of version	
13	TEST			GND	
14	P20	MODEL3	I	Set up of version	
15	P10	ILM_LED	O	ILM LED for FL	Light burned: H
16	P11	STB_LED	O	It is light at the STANDBY	Light burned: H
17	P12	FL_OFF_LED	O	Lighting (FL Lights-out)	Light burned: H
18	P13	STB_CONT	O	Power supply control for DV747	Stand-by time: LOW
19	P14	V_MUTE	O	Mute control for Video	At the time of Mute: L
20	P15	LT1	I	Serial bus data Ready/Busy input for DVD747	High:Ready/Low:Busy
21	P16	XIRQ	I	Serial bus data receiving control for Sub microprocessor	
22	P17/TC3	IR	I	IR sensor input	
23	P	DIN	I	Serial bus data output for Sub maicroprocessor	
24	P31	DO	O	Serial bus data input for Sub microprocessor	
25	P32	SCK	I	Serial bus clock input for Sub microprocessor	
26	P40	XCS	O	Serial bus data transmitting control for Sub microprocessor	
27	P41	KEY_IN_0	I	Key matrix input (Tactile switch)	
28	P42	KEY_IN_1	I	Key matrix input (Tactile switch)	
29	P43	KEY_IN_2	I	Key matrix input (Tactile switch)	
30	P44	KEY_IN_3	I	Key matrix input (Tactile switch) spare	
31	P45				
32	P46				
33	P47			GND	
34	P50	KEY_OUT_0	O	Tactile switch spare	
35	P51	KEY_OUT_1	O	Tactile switch	
36	P52	KEY_OUT_2	O	Tactile switch	
37	P53	KEY_OUT_3	O	Tactile switch	
38	VASS	GND		GND for A/D	
39	VAREF	+5V	O	A reference voltage for A/D	
40	VDD	+5V		Power supply	
41	P60	N.C.			
42	P6	N.C.			
43	P62	G11	O	FL indication	
44	P63	G10	O	FL indication	
45	P64	G9	O	FL indication	
46	P65	G8	O	FL indication	
47	P66	G7	O	FL indication	
48	P67	G6	O	FL indication	
49	P70	G5	O	FL indication	
50	P71	G4	O	FL indication	
51	P72	G3	O	FL indication	
52	P73	G2	O	FL indication	
53	P74	G1	O	FL indication	
54	P75	N.C.			
55	P76	N.C.			
56	P77	N.C.			
57	P80	N.C.			
58	P81	N.C.			
59	P82	N.C.			
60	P83	P18	O	FL indication	

Pin	PORT	Signal name	I/O	Contents of control
61	P84	P17	O	FL indication
62	P85	P16	O	FL indication
63	P86	P15	O	FL indication
64	P87	P14	O	FL indication
65	P90	P13	O	FL indication
66	P91	P12	O	FL indication
67	P92	P11	O	FL indication
68	P93	P10	O	FL indication
69	P94	P9	O	FL indication
70	P95	P8	O	FL indication
71	P96	P7	O	FL indication
72	P97	P6	O	FL indication
73	PD00	P5	O	FL indication
74	PD01	P4	O	FL indication
75	PD02	P3	O	FL indication
76	PD03	P2	O	FL indication
77	PD04	P1	O	FL indication
78	VKK	-27V		Power supply for the FL drive
79	P00/ SCK1	SCK	O	Serial bus clock output for DV747
80	P01/SI1	SIN (M to F)	I	Serial bus data input for DV747

QI61:HD64F3672FX

No	Name	Port	I/O	Function
1	+5V	Avcc	-	
2	NC	NC	-	
3	NC	NC	-	
4		Vcl	-	
5	RESET	RES	-	RESET
6	GND	TEST	-	
7	GND	Vss	-	
8	X2	OSC2	-	
9	X1	OSC1	-	
10	+5V	Vcc	-	
11		P50/WKP0		
12		P51/WKP1		
13		P52/WKP2		
14		P53/WKP3		
15		P54/WKP4		
16	DVI_SW	P55/WKP5/ADTRG	I	Hi: ON, Low: soft control
17	V_EXPAND	P10	I	Hi: OFF, Low: ON
18	P_MONITOR	P11	I	Hi: Power ON, Low: Standby
19	Si170RST	P12	O	
20	Si1504RST	P56	O	
21	DEINT	P57	I	
22	MSEN	P74/TMRIV	I	
23	DVSCL	P75/TMCIV	O	
24	DVSDA	P76/TMOV	IO	
25	MD	NMI	I	
26	XDO	P80/FTCI	I	Front Microprocessor
27	XDIN	P81/FTIOA	O	Front Microprocessor
28	XSCL	P82/FTIOA	O	Front Microprocessor
29	XIRQ	P83/FTIOC	O	Front Microprocessor
30		P84/FTIOD		
31	E10T_0	E10T_0	-	For ET10T Emulator
32	E10T_1	E10T_1	-	For ET10T Emulator
33	E10T_2	E10T_2	-	For ET10T Emulator
34		P20/SCK3		
35	RXD	P21/RXD	I	RS-232C
36	TXD	P22/TXD	O	RS-232C
37	RTS	P14/IRQ0	O	RS-232C
38	CTS	P15	I	RS-232C
39		P16	O	
40	XCS	P17/IRQ3/TRGV	I	Front Microprocessor
41	NC	NC	-	
42	NC	NC	-	
43	NC	NC	-	
44	NC	NC	-	
45	GND	PB3/AN3	I	
46	GND	PB2/AN2	I	
47	GND	PB1/AN1	I	
48	GND	PB0/AN0	I	


QH71:MC504

Pin #	PIC Port	Type	Signal Name	Description
1	MCLR-	Input ^{note 1}	DVRESET-	Reset signal to both MC504 and SiI504 (Requires $V_{ih\ min} = 0.8V_{DD}$, NOT TTL)
2	RA0	Bidir	DVSDA	Local Serial Port Data
3	RA1	Output	DVSCL	Local Serial Port Clock
4	RA2	Input ^{TTL}	SUBT-	Subtitle Detect: low = look for out-of-sequence subtitles, high = no subtitles
5	RA3	Input ^{TTL}	FILM-	Film Bias Mode: low = film bias mode, high = normal detection mode. Do not set low unless this signal can be dynamically controlled.
6	RA4	Input ST	PFDA-	PFDA Enabled: low = enable software assist, high = disable software-assist
7	RA5	Input ^{TTL}	SA	Serial Port Address Bit - tracks SiI504 Serial Address bit 0High selects address 0xEC, low selects address 0xE2
8	VSS	Pwr/Gnd	VSS	Ground
9	OSC1	Input ^{note 1}	OSC1	Crystal Input 20MHz (Requires $V_{ih\ min} = 0.7V_{DD}$, NOT TTL)
10	OSC2	Output	OSC2	Crystal Output 20MHz
11	RC0	Input ST	GMODE-	Game Mode enable: low = game mode enabled, high = disabled
12	RC1	Input ST	EXTGMD-	Game mode detect: low = external detect (pin 11), high = auto-detect
13	RC2	Input ST	RSVD1	Always tie this pin High
14	RC3	Bidir ST	SCL	External Serial Port Clock
15	RC4	Bidir ST	SDA	External Serial Port Data
16	RC5	Input ST	RSVD0	Reserved
17	RC6	Output	RSVD-TX	Reserved serial port transmit
18	RC7	Input ST	RSVD-RX	Reserved serial port receive
19	VSS	Pwr/Gnd	VSS	Ground
20	VDD	Pwr/Gnd	VDD	+5V
21	RB0	Input ST	DEINTDONE-	Interrupt input pin. Connect to DeIntDone signal from SiI504, an open drain signal. Pull-up to 5V with 4.7K resistor (Requires $V_{ih\ min} = 0.8V_{DD}$, NOT TTL)
22	RB1	Input ^{TTL}	GPIO_0	General Purpose I/O pin 0
23	RB2	Output	PRMODE0	Processing mode encoding 0
24	RB3	Output	PRMODE1	Processing mode encoding 1
25	RB4	Input ^{TTL}	SQMODE-	Squeeze Mode: low = squeeze mode, high = normal
26	RB5	Input ^{TTL}	YPRPB-	Color Space Select: low = YPrPb, high = RGB
27	RB6	Input ^{TTL}	GPIO_1	General Purpose I/O pin 1
28	RB7	Input ^{TTL}	WAVE-	Wave (or Anti-burn-in) mode: low = enabled, high = disabled (Only relevant for squeeze mode.)

ST: Schmitt Trigger Input. See Section 4 for more details.

TTL: TTL level input. See Section 4 for more details.

Note 1: MCLR and OSC1 input levels are specified in Section 4.



Signal Group	Signal Name	Notes	Type	Description
Video Input	VidInData[9:2]	5V	In	Multiplexed Video Input Data (ITU-R BT.656, 8-bit & H/V syncs formats); Y (luma) Video Input Data (16-bit & H/V syncs format).
	VidInData[19:12] (HostData[15:8])	5V/PD	In	Chroma Video Input Data (16-bit & H/V syncs format only). See Host Interface pin list for pin functions when not used for video input.
	VS (HostData[7])	5V/PD	In	Vertical Sync input (8/16-bit & H/V syncs format only). See Host Interface pin list for pin function when not used for video input.
	HS (HostData[6])	5V/PD	In	Horizontal Sync input (8/16-bit & H/V syncs format only). See Host Interface pin list for pin function when not used for video input.
	VidInClk	5V	In	Video Input Clock, 27.0 MHz
Video Output	Red_Cr[9:0]		Out	Red Data (RGB output mode); Cr Data (YCrCb output mode)
	Green_Y[9:0]		Out	Green Data (RGB output mode); Y Data (YCrCb output mode)
	Blue_Cb[9:0]		Out	Blue Data (RGB output mode); Cb Data (YCrCb output mode)
	/HSync		Out	Horizontal Sync
	/VSync		Out	Vertical Sync
	/CSync		Out	Composite Sync
	/CBlank		Out	Composite Blank
	LCDPwrEn		Out	LCD Power Enable
VidOutClk		Out	Video Output Clock, 36, 27 or 24 MHz	
Clk48M	5V	In/Out	48 MHz Clock. Normally, this pin is a no-connect, outputting an internal PLL-generated 48.0 MHz clock and receiving that same clock through its input buffer. To bypass the PLL, set /ByPLLClk48M = 0, and supply a 48.0 MHz clock to the Clk48M pin.	

Signal Group	Signal Name	Notes	Type	Description
Memory	/RAS		Out	SDRAM Row Address Strobe.
	/CAS		Out	SDRAM Column Address Strobe.
	/WE		Out	SDRAM Write Enable.
	DQM		Out	SDRAM Data Mask.
	MemData[31:0]	5V	In/Out	SDRAM Data.
	MemAddr[12:0]	5V/PU/PD	In/Out	SDRAM Address when an output. Configuration at reset when an input. See Memory Subsystem an Hardware Configuration sections of Functional Description for details. (Note: MemAddr12 is an output-only pin, does not have an internal pullup or pull-down, and is not part of the startup configuration.)
Host Interface	MemClk	5V	In/Out	SDRAM Clock. Normally, this pin is an In/Out, outputting an internal PLL-generated 66.0 MHz or 72.0 MHz clock to the SDRAM and receiving that same clock through its input buffer. To bypass the PLL, set /ByPLLMemClk = 0, and supply a 66.0 MHz or 72.0 MHz clock to MemClk.
	/ByPLLMemClk	5V/PU	In	Bypass PLL for MemClk. Normally, this pin is a no-connect, and the internal pullup ensures that the PLL is enabled. To bypass the PLL, set /ByPLLMemClk = 0, and supply a 66.0 MHz or 72.0 MHz clock to the MemClk pin
	/HostWr_SCL	5V/H	In	186-Compatible Write when HostMode = 0. Serial Clock when HostMode = 1.
	/HostRd_SDA	5V/H	In/Out	186-Compatible Read when HostMode = 0. Serial Data (In/Out, open drain output) when HostMode = 1.
	/HostCS	5V/PU	In	186-Compatible Chip Select when HostMode=0. When HostMode=1, must be tied to VDD or pulled up to VDD.
	HostAddr[7:0]	5V/PD	In	186-Compatible Address when HostMode = 0. No connect when HostMode = 1.

QH21: Sil 504

Signal Group	Signal Name	Notes	Type	Description
Video Output (continued)	/ByPLLClk48M	PU	In	Bypass PLL for Clk48M. Normally, this pin is a no-connect, and the internal pullup ensures that the PLL is enabled. To bypass the PLL, set /ByPLLClk48M = 0, and supply a 48.0 MHz clock to the Clk48M pin.
	Clk54_72M	5V	InOut	54 or 72 MHz Clock. Normally, this pin is a no-connect, outputting an internal PLL-generated 54.0 MHz or 72.0 MHz clock and receiving that same clock through its input buffer. To bypass the PLL, set /ByPLLClk54_72M = 0, and supply a 54.0 or 72.0 MHz clock to the Clk54_72M pin. -
	/ByPLLClk54_72M	5V/PU	In	Bypass PLL for Clk54_72M. Normally, this pin is a no-connect, and the internal pullup ensures that the PLL is enabled. To bypass the PLL, set /ByPLLClk54_72M = 0, and supply a 54.0 MHz or 72.0 MHz clock to the Clk54_72M pin.
Audio/Video Synchronization	SDIn	5V/PD	In	Serial Digital Audio Input Data. See Audio/Video Synchronization section of Functional Description for audio formats supported.
	WSIn	5V/PD	In	Serial Digital Audio Input Word Select. See Audio/Video Synchronization section for audio formats supported.
	SCKIn	5V/PD	In	Serial Digital Audio Input Clock. Frequency range of clock is 1.411 to 6.144 MHz. See Audio/Video Synchronization section for audio formats supported.
	SDOut		Out	Serial Digital Audio Output Data. Audio output follows audio input, with a delay equal to that of the video processing pipeline.
	WSOut		Out	Serial Digital Audio Output Word Select. Audio output follows audio input, with a delay equal to that of the video processing pipeline.
	SCKOut	5V/PD	In	Serial Digital Audio Output Clock. Same frequency as SCKIn. SDOut and WSOut are generated from SCKOut. See Audio/Video Synchronization section for more details on audio clocking.

Signal Group	Signal Name	Notes	Type	Description
Reset	/Reset	5V/H	In	Hardware Reset.
Test	Test[1:0]	5V/PD	In	Production hardware test support.
	PuPdDis	5V	In	Internal pullup and pulldown disable test function. Connect to ground for normal operation.
Power	AVDD		Pwr	1.8V Analog Power for PLL. (Qty: 1)
	ARTN		Pwr	Analog Return for PLLs. (Qty: 1)
	VDDCore		Pwr	1.8V Core Power. (Qty: 11)
	GNDCore		Pwr	Digital Ground for Core Power. (Qty: 12)
	VDDIO		Pwr	3.3V I/O Power. (Qty: 11)
	GNDDIO		Pwr	Digital Ground for I/O Power. (Qty: 18)

Pin Description Notes:

1) A "/" preceding a signal name indicates that the signal is active low - i.e., that the signal is asserted or active when low. All other signals are active high.

2) Abbreviations in Notes column of pinout table:

- 5V:** 5 volt tolerant input
- PU:** internal pullup
- PD:** internal pulldown
- H:** Hysteresis on input

3) The pins **HostData[15:6]** are used for two distinct functions. When **HostMode** = 0, these pins are 186-compatible data pins. When **HostMode** = 1, they may be either no connects, or are used for the non-656 video input port. This dual functionality is noted in the pin description table with the unused signal function name in parentheses, and in the Pin Number table and Pin Diagram with the dual pin function names separated by a backslash ("\").

4) Pins marked "Reserved" should be left unconnected - i.e., they should not be pulled up, pulled down, grounded, connected to a power supply source, or any other signal.

Signal Group	Signal Name	Notes	Type	Description
Host Interface (continued)	HostData[15:8] (VidInData[19:2])	5V/PD	InOut	186-Compatible Data when HostMode = 0. Chroma video input data (16-bit & H/V syncs format) when HostMode = 1.
	HostData[7] (VS)	5V/PD	InOut	186-Compatible Data when HostMode = 0. Vertical sync input (8/16-bit & H/V syncs format) when HostMode = 1.
	HostData[6] (HS)	5V/PD	InOut	186-Compatible Data when HostMode = 0. Horizontal sync input (8/16-bit & H/V syncs format) when HostMode = 1.
	HostData[5:0]	5V/PD	InOut	186-Compatible Data when HostMode = 0. No connect when HostMode = 1.
	HostClk	5V	InOut	186-Compatible Clock (33.33 MHz max) when HostMode = 0. No Connect (27.0 MHz, InOut) when HostMode = 1. Note that when HostMode= 1, the clock output on HostClk is also received and used internally.
	HostMode	5V/PU	In	Serial Host Interface when HostMode = 1 (internal pullup defaults to this mode). 186-compatible host interface when HostMode = 0.
Video Processing Status	/Det32PD		Out	3:2 Pulldown Sequence Detected.
	/Det22PD		Out	2:2 Pulldown Sequence Detected.
	/DetVideo		Out	Interlaced Video Sequence Detected.
	/DeintDone		Out	Deinterlace processing complete for current field period. Opndrain output.
External APLL Reference Clock	/ExtRefSel	5V/PU	In	External APLL Reference Select. Internal pullup defaults pin to a 1, selecting VidInClk as the APLL reference clock. To select ExtRefXtalIn as the APLL reference clock, set /ExtRefSel to a 0.
	ExtRefXtalIn		In	External APLL Reference Crystal/oscillator Input.
	ExtRefXtalOut		Out	External APLL Reference Crystal Output.

QI81:μPD4721

Truth Table

Driver

STBY	D _{IN}	D _{OUT}	Remarks
L		Z	Standby mode (DC/DC converter is stopped)
H	L	H	Space level output
H	H	L	Mark level output


Receiver


STBY	R _{IN}	R _{OUT}	Remarks
L		H	Standby mode (DC/DC converter is stopped)
H	L	H	Mark level input
H	H	L	Space level input

3 V 5 V switching


V _{CHA}	Operating mode
L	5 V mode (double step-up)
H	3 V mode (3 times step-up)

H: high-level, L: low-level, Z: high-impedance, : H or L





Sil 170 B
64-Pin LQFP
(Top View)



Differential Signal Data Pins

Pin Name	Pin #	Type	Description
TX0+	25	Analog	TMDSTM Low Voltage Differential Signal output data pairs. These pins are tri-stated when PD# is asserted.
TX0-	24	Analog	
TX1+	28	Analog	
TX1-	27	Analog	
TX2+	31	Analog	
TX2-	30	Analog	
TXC+	22	Analog	TMDSTM Low Voltage Differential Signal output clock pairs. These pins are tri-stated when PD# is asserted.
TXC-	21	Analog	
EXT_SWING	19	Analog	Voltage Swing Adjust. A resistor should tie this pin to AVCC. This resistor determines the amplitude of the voltage swing. A 510 ohm resistor is recommended for remote display applications. For notebook computers, 680 ohm is recommended.

Configuration/Programming Pins

Pin Name	Pin #	Type	Description
MSEN	11	Out	Monitor Sense. This pin is an open collector output. The output is programmable through the I ² C interface (see I ² C register definitions). An external 5K pull-up resistor is required on this pin.
RESERVED	34	In	This pin is reserved for Silicon Image use only and should be tied LOW for normal operation.
NC	7,8	NC	These pins are not electrically connected inside the package.

Control Pins

These control pins allow configuration of the transmitter through the slave I²C port, which is required by HDCP.

Pin Name	Pin #	Type	Description
ISEL/RST#	13	In	I ² C Interface Select. If HIGH, then the I ² C interface is active.
SCLS 1	5	In	DDC I ² C Clock. This pin is a slave I ² C clock line which interfaces to the DDC bus for communicating with a host side master. HDCP KSV, A _n , and R _i values are exchanged over this DDC bus during authentication. The clock may be run up to 400kHz. This pin is not 5V-tolerant; it should be connected through a level shifter to the DDC clock line SCL. This is an open-collector pin.
SDAS 1	4	In/Out	DDC I ² C Data. This pin is a slave I ² C data line for communicating with a host side master. HDCP KSV, A _n , and R _i values are exchanged over this DDC bus during authentication. Data may be clocked in at up to 400kHz. This pin is not 5V-tolerant; it should be connected through a level shifter to the DDC clock line SDA. This is an open-collector bi-directional pin, and is not made high-impedance when PD#=LOW.
CTL3	6	In	External CTL3. This pin is used to bring in the CTL3 signal for HDCP when the HDCP encryption is performed before the video enters the Sil 170. To enable this input, the CTL3 bit must be programmed in Reg[0x08]. If the CTL3 bit is cleared, then this input pin is ignored and may be left unconnected. This pin is a regular high swing (3.3V) input, containing a weak pull-down resistor so that if left unconnected it will default to LOW.
HTPLG	9	In	Monitor Charge Input. This pin is used to connect to the DVI Hot Plug pin to detect the presence of an attached monitor.

Power and Ground Pins

Pin Name	Pin #	Type	Description
VCC	1,12,33	Power	Digital VCC. Connect to 3.3V supply.
GND	16,35,64	Ground	Digital GND.
AVCC	23,29	Power	Analog VCC. Connect to 3.3V supply.
AGND	20,26,32	Ground	Analog GND.
PVCC1	18	Power	Primary PLL Analog VCC. Connect to regulated 3.3V supply.
PVCC2	49	Power	Filter PLL Analog VCC. Connect to regulated 3.3V supply.
PGND1	17	Ground	PLL Analog GND.
PGND2	48	Ground	PLL Analog GND.

Input Pins

Pin Name	Pin #	Type	Description
D23-D12	See Pin Diagram	In	Upper 12 bits of 24-bit pixel bus. Mode controlled by configuration register bit: When BSEL = HIGH, this bus inputs the top half of the 24-bit pixel bus. When BSEL = LOW, these bits are not used to input pixel data. In this mode, the state of D[23:16] is input to the I ² C register CFG. This allows an extra 8-bits of user configuration data to be read by the graphics controller through the I ² C interface (see I ² C register definition).
D11-D0	See Pin Diagram	In	Bottom half of 24-bit pixel bus / 12-bit pixel bus input. Mode controlled by configuration register bit: When BSEL = HIGH, this bus inputs the bottom half of the 24-bit pixel bus. When BSEL = LOW, this bus inputs ½ a pixel (12-bits) at every latch edge (both falling and/or rising) of the clock.
IDCK+	57	In	Input Data Clock +. This clock is used for all input modes.
IDCK-	56	In	Input Data Clock -. This clock is only used in 12-bit mode when dual edge clocking is turned off (DSEL = LOW). It is used to provide the ODD latching edges for multi-phased clocking. If (BSEL = HIGH) or (DSEL = HIGH) this pin is unused and should be tied to GND.
DE	2	In	Data enable. This signal is high when input pixel data is valid to the transmitter and low otherwise.
HSYNC	4	In	Horizontal Sync input control signal.
VSYNC	5	In	Vertical Sync input control signal.

Input Voltage Reference Pin

Pin Name	Pin #	Type	Description
VREF	3	Analog In	Must be tied to 3.3V.


Power Management Pin

Pin Name	Pin #	Type	Description
PD#	10	In	Power Down (active LOW). A HIGH level (3.3V) indicates normal operation and a LOW level (GND) indicates power down mode. During power down mode, the I ² C pins are active, but digital input, output buffers and the PanelLink Digital core are powered down. This pin should be tied LOW to ensure the chip is powered off when RESET is asserted. When PD# is asserted, the differential output pins for TMDSTM are tri-stated until the PD# register bit is asserted through I ² C.

13. EXPLODED VIEW AND PARTS LIST

SYMBOL	STYLE	PARTS NAME
5110		+B. H. M. SCREW
5125		+B. H. TAP TITE SCREW(P TYPE)
5126		+B. H. TAP TITE SCREW W/WASHER
5127		+P. H. TAP TITE SCREW(B TYPE)
5128		+B. H. TAP TITE SCREW(B TYPE)
5129		+B. H. TAP TITE SCREW(W/T. L. WASHER)
5192		+P. H. M. SCREW(MINUTE)
5405		TOOTHED LOCK WASHERS

MARK	MATERIAL /FINISH
(M)	STEEL /COPPER
(U)	STEEL /BLACK
(K)	STEEL /SILVER



POS. NO	VERS. COLOR	PART NO. (FOR EUR)	DESCRIPTION	PART NO. (MJI)
001B	SILVER	02AK105220	FRONT CHASSIS PL(L) SIL	02AK105220
002B	SILVER	02AK105230	FRONT CHASSIS PL(R) SIL	02AK105230
003B	BLACK	02AK248020	FRONT PANEL AL DV8400 BL	02AK248020
003B	GOLD	02AK248120	FRONT PANEL AL DV8400 GL	02AK248120
003B	SILVER	02AK248220	FRONT PANEL AL DV8400 SIL	02AK248220
005B	SILVER	02AK270210	BUTTON FUNCTION SIL	02AK270210
006B	SILVER	02AK270220	BUTTON SUB FUNK SIL	02AK270220
008B	SILVER	02AK270130	BUTTON FL OFF SIL	02AK270130
009B	SILVER	24AW251020	BADGE MARANTZ SILVER	24AW251020
012B	SILVER	02AK251030	BADGE SACD SILVER	02AK251030
045B	SILVER	02AK270240	BUTTON POWER SILVER	02AK270240
050B	SILVER	02AK063210	ESCUTCHEON TRAY FRONT SIL	02AK063210
051B	SILVER	392K063260	ESCUTCHEON SACD SIL	392K063260
009G	SILVER	383K057020	LEG FRONT SIL	383K057020
010G	SILVER	383K057120	LEG REAR SIL	383K057120
L071		FC90400010	FERRITE CORE SSC-40-12 FOR WD04	FC90400010
L072		FC90400010	FERRITE CORE SSC-40-12 FOR WD03	FC90400010
L073		FC90280010	FERRITE CORE HF70SH28X2X10 FOR WD05	FC90280010
WD05		nsp	JUMPER LEAD PD01(J711)-PD02(JH01)	YU16150520
WE01	/N	nsp	JUMPER LEAD PM01(J851)-PD02(J802)	YU12140520
			PACKING	
001T	/A/S	nsp	USER GUIDE DV8400 (A C L S)	11AK851350
001T	/F	nsp	USER GUIDE DV8400 (F)	11AK851110
001T	/N	11AK851310	USER GUIDE DV8400 (N)	11AK851310
001T	/U	nsp	USER GUIDE DV8400 (U)	11AK851250
005T	/N	11AK851320	USER GUIDE DV8400 (N)	11AK851320
			NOT STANDARD SPARE PARTS	
001D	SILVER	nsp	LID TOP COVER SILVER	349K257220
001S		nsp	PACKING CASE DV8400	11AK801010
002S		nsp	CUSHION DV8300	02AK809010

NOTE : *nsp* PART IS LISTED FOR REFERENCE ONLY, MARANTZ WILL NOT SUPPLY THESE PARTS.

POS. NO	VERS. COLOR	PART NO. (FOR EUR)	DESCRIPTION	PART NO. (MJI)	POS. NO	VERS. COLOR	PART NO. (FOR EUR)	DESCRIPTION	PART NO. (MJI)
			PD01-Super Audio CD CIRCUIT BOARD						
			PD01-CAPACITORS						
C719		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	CT04		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200
C720		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	CT07				
Q715		HC10440050	IC TC7SH08FU 211931682	HC10440050	CT08		nsp	CER. CHIP 1000pF ±10 % B 50V	DK96102300
			PD01-RESISTORS		CT09		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200
R779					CT10		EY10601070	TANTL.CHIP 10µF 10V	EY10601070
}					CT11		nsp	CER. CHIP 1000pF ±10 % B 50V	DK96102300
R787		nsp	CHIP RES. 47Ω ±5% 1/16W	NN05470610	CT12		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200
			PD01-SEMICONDUCTOR		CT13		EY10601070	TANTL.CHIP 10µF 10V	EY10601070
Q716		HC006105K0	IC TC74VHC541FT	HC006105K0	CT14		nsp	CER. CHIP 1000pF ±10 % B 50V	DK96102300
			PD02-DVI CIRCUIT BOARD		CT15		nsp	CER. CHIP 1000pF ±10 % B 50V	DK96102300
			PD02-CAPACITORS		CT16		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200
C801	/N	EY10700620	TANTL.CHIP 100µF 6.3V	EY10700620	CT17		EY10601070	TANTL.CHIP 10µF 10V	EY10601070
C802	/N	EY10700620	TANTL.CHIP 100µF 6.3V	EY10700620	CT18		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200
C803	/N	EY10700620	TANTL.CHIP 100µF 6.3V	EY10700620	CT19		EY10601070	TANTL.CHIP 10µF 10V	EY10601070
C804	/N	EY47701020	TANTL.CHIP 470µF 10V	EY47701020	CT20		nsp	CER. CHIP 2200pF CG 50V	DK96222300
C805	/N	nsp	CER. CHIP 0.01µF	DK96103300				PD02-RESISTORS	
C806	/N	nsp	CER. CHIP 0.01µF	DK96103300	R801	/N	nsp	CHIP RES. 39Ω ±5% 1/16W	NN05390610
C950	/N	nsp	CER. CHIP 330pF	DK96331300	R802	/N	nsp	CHIP RES. 33Ω ±5% 1/16W	NN05330610
C951	/N	nsp	CER. CHIP 330pF	DK96331300	R803	/N	nsp	CHIP RES. 39Ω ±5% 1/16W	NN05390610
CH01		EY10601070	TANTL.CHIP 10µF 10V	EY10601070	R804	/N	nsp	CHIP RES. 33Ω ±5% 1/16W	NN05330610
CH02		EY10601070	TANTL.CHIP 10µF 10V	EY10601070	R805	/N	nsp	CHIP RES. 39Ω ±5% 1/16W	NN05390610
CH03		EY47600630	TANTL.CHIP 47µF 6.3V	EY47600630	R806	/N	nsp	CHIP RES. 33Ω ±5% 1/16W	NN05330610
CH04		EY10600670	TANTL.CHIP 10µF 6.3V SVSP0J	EY10600670	R807	/N	nsp	CHIP RES. 39Ω ±5% 1/16W	NN05390610
CH05		EY10600670	TANTL.CHIP 10µF 6.3V SVSP0J	EY10600670	R808	/N	nsp	CHIP RES. 33Ω ±5% 1/16W	NN05330610
CH06		EY47600630	TANTL.CHIP 47µF 6.3V	EY47600630	R950	/N	nsp	CHIP RES. 100Ω ±5% 1/16W	NN05101610
CH07		EY47600630	TANTL.CHIP 47µF 6.3V	EY47600630	R951	/N	nsp	CHIP RES. 100Ω ±5% 1/16W	NN05101610
CH21		EY22600630	TANTL.CHIP 22µF 6.3V	EY22600630					
CH22					RH01				
}		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	}		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CH41					RH09				
CH42		nsp	CER. CHIP 2200pF CG 50V	DK96222300	RH21		nsp	CHIP RES. 22Ω ±5% 1/16W	NN05220610
CH43		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH22		nsp	CHIP RES. 22Ω ±5% 1/16W	NN05220610
CH45		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH23		nsp	CHIP RES. 22Ω ±5% 1/16W	NN05220610
CH46		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH24		BW05100010	RES.COMPO. CN1J8TD10J	BW05100010
CH47		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH25		BW05100010	RES.COMPO. CN1J8TD10J	BW05100010
CH71		nsp	CER. CHIP 2200pF CG 50V	DK96222300	RH26		BW05100010	RES.COMPO. CN1J8TD10J	BW05100010
CH72		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH27		nsp	CHIP RES. 22Ω ±5% 1/16W	NN05220610
CH75		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH28		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
CH76		nsp	CER. CHIP 0.1µF GRM39F104Z16	DK98104200	RH29		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610
CI61		nsp	CER. CHIP 0.01µF	DK96103300	RH30		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CI62		nsp	CER. CHIP 0.01µF	DK96103300	RH31		nsp	CHIP RES. 100Ω ±5% 1/16W	NN05101610
CI65		nsp	CER. CHIP 100pF	DD95101300	RH71		nsp	CHIP RES. 100Ω ±5% 1/16W	NN05101610
CI66		nsp	CER. CHIP 0.01µF	DK96103300	RH72		nsp	CHIP RES. 2.2kΩ ±5% 1/16W	NN05222610
CI67		nsp	CER. CHIP 0.01µF	DK96103300	RH73		nsp	CHIP RES. 2.2kΩ ±5% 1/16W	NN05222610
CI68		EY10601070	TANTL.CHIP 10/10V	EY10601070	RH75		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610
CI69		nsp	CER. CHIP 0.01µF ±10% 50V	DK96103300	RH76		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610
CI70		nsp	CER. CHIP 0.01µF	DK96103300	RH77		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610
CI81		EY47502010	TANTL.CHIP 4.7µF 20V	EY47502010	RH78		nsp	CHIP RES. 1MΩ ±5% 1/16W	NN05105610
CI82		nsp	CER. CHIP 0.01µF	DK96103300	RH79		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CI83		EY47502010	TANTL.CHIP 4.7µF 20V	EY47502010	RH80		nsp	CHIP RES. 2.2kΩ ±5% 1/16W	NN05222610
CI84		nsp	CER. CHIP 0.01µF	DK96103300	RH81		nsp	CHIP RES. 2.2kΩ ±5% 1/16W	NN05222610
CI85		EY47502010	TANTL.CHIP 4.7µF 20V	EY47502010	RH82		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
CI86		nsp	CER. CHIP 0.01µF	DK96103300					
CI87		EY47502010	TANTL.CHIP 4.7µF 20V	EY47502010	RI51		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CI88		nsp	CER. CHIP 0.01µF	DK96103300	RI52		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CI91		nsp	CER. CHIP 0.01µF	DK96103300	RI53		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CI92		EY47502010	TANTL.CHIP 4.7µF 20V	EY47502010	RI54		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
					RI55		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610
CT03		EY10601070	TANTL.CHIP 10µF 10V	EY10601070	RI61		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
					RI62		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610
					RI63		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610
					RI64		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
					RI65		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
					RI66		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
					RI67		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610

NOTE : "nsp" PART IS LISTED FOR REFERENCE ONLY, MARANTZ WILL NOT SUPPLY THESE PARTS.

POS. NO	VERS. COLOR	PART NO. (FOR EUR)	DESCRIPTION	PART NO. (MJI)	POS. NO	VERS. COLOR	PART NO. (FOR EUR)	DESCRIPTION	PART NO. (MJI)
RI68		nsp	CHIP RES. 100Ω ±5% 1/16W	NN05101610	SI61		SS02021680	SLIDE SWITCH SSSF021300	SS02021680
RI81		nsp	CHIP RES. 22kΩ ±5% 1/16W	NN05223610	SI62		SS01021140	SLIDE SWITCH SSAA110300	SS01021140
RI82		nsp	CHIP RES. 22kΩ ±5% 1/16W	NN05223610	XH71		FQ02005070	CERAMIC VIB. CSTCE20M0V53-R0	FQ02005070
RI91					XI62		FQ01605110	CERAMIC VIB. CSTCE16M0V51-R0	FQ01605110
RI91 }		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610				PF01-FRONT CIRCUIT BOARD PF01-CAPACITORS	
RI94					CF51				
RI95		nsp	CHIP RES. 1MΩ ±5% 1/16W	NN05105610	}	nsp	CER. CHIP 100pF ±5 % CG 50V		DD95101300
RI96		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610	CF55				
RT01		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610	QF01		*HS11AKTOR	IC TMP87PM74F ONE TIME PROM BRANK	*HS11AKTOR
RT02		nsp	CHIP RES. 10kΩ ±5% 1/16W	NN05103610			HC10224210	IC BD4742G	HC10224210
RT04		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610	QF04				
RT07		nsp	CHIP RES. 1kΩ ±5% 1/16W	NN05102610				PF01-RESISTORS	
RT08		nsp	CHIP RES. 68kΩ ±5% 1/16W	NN05683610	RF61				
RT11		nsp	CHIP RES. 470Ω ±5% 1/16W	NN05471610	}	nsp	CHIP RES. 22Ω ±5% 1/16W		NN05220610
RT16		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610	RF65				
RT17		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610	RF66		nsp	CHIP RES. 4.7kΩ ±5% 1/16W	NN05472610
RT18		nsp	CHIP RES. 2.2kΩ ±5% 1/16W	NN05222610				PM01-AV CIRCUIT BOARD PM01-CAPACITORS	
RT19		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610	C859	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
RT20		nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610	C868	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
			PD02-SEMICONDUCTORS		C877	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
D801					C880	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
}	/N	HZ30034050	CHIP DIODE 01ZA8.2	HZ30034050	C881	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
D804					C882	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
DT01		HI10104210	L.E.D. CHIP SML-310MT GREEN	HI10104210	C884	/N	nsp	ELECT. 10μF M 63V RA-2	OA10606320
DT02		HZ20039050	CHIP DIODE 1SS378	HZ20039050	CB08		nsp	ELECT. 10μF M 63V RA-2	OA10606320
DT03		HZ20039050	CHIP DIODE 1SS378	HZ20039050	CB09		nsp	ELECT. 470μF M 10V RA-2	OA47701020
▲ QH01		HC98J18210	IC BA18BC0FP-E2 1.8V REG.	HC98J18210	CB11	/A/F/S	nsp	ELECT. 470μF M 10V RA-2	OA47701020
QH21		HC10231990	IC SII504	HC10231990	CC08		nsp	ELECT. 10μF M 63V RA-2	OA10606320
QH22		HC10001910	IC K4S643232E-TC60	HC10001910	CC09		nsp	ELECT. 470μF M 10V RA-2	OA47701020
QH71		HS11AKX000	ONE TIME PROM MC504-F2(PIC16C63A-20/SO)	HS11AKX000	CC11	/A/F/S	nsp	ELECT. 470μF M 10V RA-2	OA47701020
QI61		HS11AKH00F	ONE TIME PROM 11AK SUB UCOM VER.1.00	HS11AKH00F	CD03		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QI62		HC10224210	IC BD4742G	HC10224210	CD05		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QI81		HC10292060	IC UPD4721	HC10292060	CD23		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QT02		HX300012A0	CHIP TRS. 2SC4116	HX300012A0	CD25		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QT03		HC10230990	IC SII170B	HC10230990	CD43		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QT04		HX300012A0	CHIP TRS. 2SC4116	HX300012A0	CD45		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QT05		HF70013000	F.E.T. BSN20	HF70013000	CI05		nsp	ELECT. 1μF M 100V RA-2	OA10510020
QT06		HF70013000	F.E.T. BSN20	HF70013000	CI20		nsp	ELECT. 47μF M 25V RA-2	OA47602520
			PD02-MISCELLANEOUS		CV03		nsp	ELECT. 1μF M 100V RA-2	OA10510020
JI91		YP11000220	PLUG DZ101A1-B2	YP11000220	CV32		nsp	ELECT. 10μF M 63V RA-2	OA10606320
JT01		YT02240010	TERMINAL QH11121-DPO	YT02240010	CV34		nsp	ELECT. 10μF M 63V RA-2	OA10606320
JT02		nsp	TERMINAL M1698-A NEJI	YL01010320	CY09		nsp	ELECT. 10μF M 63V RA-2	OA10606320
L801								PS01-POWER SUPPLY CIRCUIT BOARD PC01-CAPACITORS	
}	/N	nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610	CP13		nsp	ELECT. 1μF M 100V RA-2	OA10510020
L806					CP52		nsp	ELECT. 47μF M 25V RA-2	OA47602520
L950	/N	nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610	CP53		nsp	ELECT. 47μF M 25V RA-2	OA47602520
L951	/N	nsp	CHIP RES. 0Ω ±5% 1/16W	NN05000610	CP54		nsp	ELECT. 220μF M 25V RA-2	OA22702520
LH01					CP55		nsp	ELECT. 220μF M 25V RA-2	OA22702520
}		LU12222010	CHIP INDUCTANCE	LU12222010	CP59		nsp	ELECT. 10μF M 63V RA-2	OA10606320
LH05			NL322522-2R2M		CP61		nsp	ELECT. 47μF M 25V RA-2	OA47602520
LH21		FN31010060	BLM11P600S	FN31010060					
LI61		FN31010060	BLM11P600S	FN31010060					
LI81		FN31010060	BLM11P600S	FN31010060					
LI91									
LI93		FN31000020	BLM11B252SD	FN31000020					
LI94									
LT01									
}		FC90020110	FERRITE CORE BLM11B601S	FC90020110					
LT04									

NOTE : "nsp" PART IS LISTED FOR REFERENCE ONLY, MARANTZ WILL NOT SUPPLY THESE PARTS.