


For U.S.A., Canada, Europe,
China & Japan model

marantz PROFESSIONAL

**SERVICE MANUAL
MODEL PMD620**

Handheld Solid State Recorder



Please use this service manual with referring to the user guide (D.F.U.) without fail.
修理の際は、必ず取扱説明書を準備し操作方法を確認の上作業を行ってください。

D&M Holdings Inc.
PROFESSIONAL BUSINESS COMPANY

KAYABACHO TOWER, 1-21-2 SHINKAWA, CHUO-KU, TOKYO 104-0033 JAPAN
Telephone : 03 (6731) 5588

SECTION	TABLE OF CONTENTS	PAGE
1. TECHNICAL SPECIFICATIONS.....		1
2. SERVICE MENU		2
2.1. OLED Check.....		2
2.2 LED Check		3
2.3 Door Sence.....		3
2.4 Heat Run		4
2.5 Factory Default		4
3. HOW TO DISASSEMBLE		5
4. Version update.....		8
5. BLOCK DIAGRAM.....		9
6. SCHEMATIC DIAGRAM.....		11
7. PARTS LOCATION.....		21
8. EXPLODED VIEW AND PARTS LIST		25
9. IC DATA.....		29
10. ELECTRICAL PARTS LIST		54

The exchange of the lithium battery(Z701 : CR1220/IFC).

CAUTION

Danger of explosion if battery is incorrectly replaced.
Replace only with the same or equivalent type.

リチウム電池 (Z701 : CR1220/IFC) の交換について

注意

電池を誤って交換すると爆発する危険があります。
同一又は同等の型のものにのみ交換してください。

1. TECHNICAL SPECIFICATIONS

Digital Audio System

System.....	Solid State Recorder
Usable media.....	SD/SDHC cards
Recording format	
MP3.....	MPEG1 LayerIII Compression
WAV	16/24 bit linear PCM
Recording MP3 bit-rate	
Stereo.....	192/128/64 kbps
Mono	96/64/32 kbps
Sample rate	44.1/48 kHz
Number of channels	2 (Stereo)/1 (Mono)

Audio Performance

Frequency response.....	20 Hz - 20 kHz ($\pm 1\text{dB}$)
S/N ratio IEC-A weighted	
MIC.....	68 dB
LINE	80 dB
Total harmonic distortion at 0 VU	
MIC.....	0.06%
LINE	0.02%
Dynamic range	81 dB

Inputs

External MIC	
Type	1/8" stereo jack
Input sensitivity.....	6 mVrms/30 kohms
LINE	
Type	1/8" stereo jack
Input sensitivity.....	500 mVrms/20 kohms

Outputs

LINE	
Type	1/8" stereo jack
Standard level	1.0 V/10 kohms
Headphone	
Type	1/8" stereo jack
Standard level	16 mW/16 ohms
Speaker	
Standard level	150 mW/8 ohms

General

Power consumption	
Recording/Playback	1.5 W (DC)
Battery life (Alkaline)	5 hours (Typical)
Phantom power.....	5V, 1mA (Max.)
Environmental conditions	
Operational temperature	0 - 40°C (32 - 104°F)
Operational humidity	25 - 85% (no condensation)
Storage temperature	-20 - 60°C (-4 - 140°F)
Dimensions	
Width.....	62 mm (2.5")
Height.....	102 mm (4")
Depth.....	25 mm (1")
Weight (Excl. batteries)	110g (4 oz)

Included Accessories

Audio cable
USB cable
AC adapter
User guide
CD-ROM (U, N only)
Handy strap
Customer Registration Document (US only)
Tripod/Belt clip adapter
SD card

• Specifications are subject to change without notice.

2. SERVICE MENU

2. SERVICE メニュー

<Service Menu Details>
<サービスメニューの内容>

Display Menu 表示メニュー	Service Details サービス内容
1 OLED Check	Check the display section by lighting all OLED. OLEDの全点灯により、表示部を確認します。
2 LED Check	Check the LED by lighting all LED. LEDの全点灯により、LEDを確認します。
3 Door Sense	Set the door sensor ON/OFF. ドアセンサのON/OFFを設定します。
4 Heat Run	Perform a heat run test by using continuous play. 連続再生によりヒートラン試験を行います。
5 Factory Default	Return to the factory default settings. 工場出荷状態に戻します。



2.1 OLED Check

- 1) Press the **REC PAUSE** button and **REC LEVEL –** button at the same time, and turn the **POWER slide** switch ON. At this time, the service menu list is displayed in the display section.
- 2) Press the **VOL +** and **VOL –** buttons to select “OLED Check”. At this time, the selected menu item is highlighted.
- 3) If the **▶/II/ENTER** button is pressed, all of the OLED light.
 - If the **◀◀** button is pressed while all OLEDs are lit, the display returns to the service menu list.
 - If the **▶/II/ENTER** button is pressed while all OLEDs are lit, the display returns to the service menu list.

2.1 OLED チェック

- 1) **REC PAUSE**ボタンと**REC LEVEL –**ボタンを同時に押しながら、**POWER slide**スイッチをOnします。このとき、表示部にサービスメニュー一覧が表示されます。
- 2) **VOL +**ボタンおよび**VOL –**ボタンを押して、“OLED Check”を選択します。このとき、選択したメニューがハイライト表示されます。
- 3) **▶/II/ENTER**ボタンを押すと、OLEDが全点灯します。
 - OLEDが全点灯中に**◀◀**ボタンを押すと、サービスメニュー一覧に戻ります。
 - OLEDが全点灯中に**▶/II/ENTER**ボタンを押すと、サービスメニュー一覧に戻ります。

2.2 LED Check

- 1) Press the **REC PAUSE** button and **REC LEVEL –** button at the same time, and turn the **POWER slide** switch ON. At this time, the service menu list is displayed in the display section.
- 2) Press the **VOL +** and **VOL –** buttons to select “LED Check”. At this time, the selected menu item is highlighted.
- 3) If the **▶/II/ENTER** button is pressed, “*” is displayed on the back of “LED Check”, and all LEDs light (REC, OVER, LEVEL, REMOTE RED, REMOTE GREEN).
 - If the **◀◀** button is pressed while all LEDs are lit, all LEDs go off, and the display returns to the service menu list.
 - If the **▶/II/ENTER** button is pressed while all LEDs are lit, all LEDs go off, the “*” display switches off, and the display returns to the service menu list.

2.2 LED チェック

- 1) **REC PAUSE**ボタンと **REC LEVEL –**ボタンを同時に押しながら、**POWER slide**スイッチをOnします。このとき、表示部にサービスメニュー一覧が表示されます。
- 2) **VOL +**ボタンおよび**VOL –**ボタンを押して、“LED Check”を選択します。このとき、選択したメニューがハイライト表示されます。
- 3) **▶/II/ENTER**ボタンを押すと、メニューの“LED Check”の後ろに“*”が表示され、LEDが全点灯 (REC、OVER、LEVEL、REMOTE RED、REMOTE GREEN)します。
 - LEDが全点灯中に **◀◀**ボタンを押すと、LEDを全消灯させ、サービスメニュー一覧に戻ります。
 - LEDが全点灯中に **▶/II/ENTER** ボタンを押すと、LEDを全消灯させ、“*”表示を消灯しサービスメニュー一覧に戻ります。

2.3 Door Sence

- 1) Press the **REC PAUSE** button and **REC LEVEL –** button at the same time, and turn the **POWER slide** switch ON. At this time, the service menu list is displayed in the display section.
- 2) Press the **VOL +** and **VOL –** buttons to select “Door Sence”. At this time, the selected menu item is highlighted.
- 3) If the **▶/II/ENTER** button is pressed, the PMD620 sensor is set to OFF.
 - At this time, “Executing...” is displayed in the display section.
 - If the settings are completed, “Completed” is displayed in the display section for 1 second, the display returns to the service menu and “Door Sense OFF” is displayed.If the **▶/II/ENTER** button is pressed while “Door Sense OFF” is displayed, the PMD620 sensor is set to ON.

2.3 ドアセンサの設定

- 1) **REC PAUSE**ボタンと **REC LEVEL –**ボタンを同時に押しながら、**POWER slide**スイッチをOnします。このとき、表示部にサービスメニュー一覧が表示されます。
- 2) **VOL +**ボタンおよび**VOL –**ボタンを押して、“Door Sense ON”を選択します。このとき、選択したメニューがハイライト表示されます。
- 3) **▶/II/ENTER**ボタンを押すと、PMD620をセンサOFF状態に設定します。
 - このとき、表示部に“Executing...”が表示されます。
 - 設定が完了すると、表示部に“Completed”が1秒間表示され、サービスメニューに戻り“Door Sense OFF”が表示されます。“Door Sense OFF”表示しているときに **▶/II/ENTER** ボタンを押すと、PMD620をセンサON状態に設定します。

2.4 Heat Run

- 1) Press the **REC PAUSE** button and **REC LEVEL –** button at the same time, and turn the **POWER slide** switch ON. At this time, the service menu list is displayed in the display section.
- 2) Press the **VOL +** and **VOL –** buttons to select “Heat Run”. At this time, the selected menu item is highlighted.
- 3) If the **▶/II/ENTER** button is pressed, continuous play starts.
 - During continuous play, all switches other than the **POWER slide** switch are inactive.
 - During playback, if playback continues to the final file, all files are repeated and playback continues from the first file.
 - If an error occurs during continuous playback, the display remains in the error display status.

2.4 ヒートラン実行

- 1) **REC PAUSE** ボタンと **REC LEVEL –** ボタンを同時に押しながら、**POWER slide** スイッチを On します。このとき、表示部にサービスメニュー一覧が表示されます。
- 2) **VOL +** ボタンおよび **VOL –** ボタンを押して、“Heat Run” を選択します。このとき、選択したメニューがハイライト表示されます。
- 3) **▶/II/ENTER** ボタンを押すと、連続再生が始まります。
 - 連続再生中は、**POWER slide** スイッチ以外は無効です。
 - 連続再生では、最後のファイルまで再生が実行すると、最初のファイルへ戻りオールリピートします。
 - 連続再生中にエラーが発生したときは、エラー表示状態のままになります。

2.5 Factory Default

- 1) Press the **REC PAUSE** button and **REC LEVEL –** button at the same time, and turn the **POWER slide** switch ON. At this time, the service menu list is displayed in the display section.
- 2) Press the **VOL +** and **VOL –** buttons to select “Factory Default?”. At this time, the selected menu item is highlighted.
- 3) If the **▶/II/ENTER** button is pressed “Default?” is displayed in the display section.
- 4) While “Default?” is being displayed, press the **◀◀** button and select “YES”.
- 5) If the **▶/II/ENTER** button is pressed “Executing...” flashes in the display section.
 - When the settings have returned to the factory default settings, “Completed” is displayed for 1 second, after which the display section returns to the service menu.
 - When the settings have been returned to the factory default settings, the “Date Form” default setting is the setting for the US. This needs to be set correctly for the destination.
- “Date Form”
US : M/D/Y
Europe : D/M/Y
- 6) Turn the **POWER slide** switch OFF.

2.5 工場出荷状態へ戻す


- 1) **REC PAUSE** ボタンと **REC LEVEL –** ボタンを同時に押しながら、**POWER slide** スイッチを On します。このとき、表示部にサービスメニュー一覧が表示されます。
- 2) **VOL +** ボタンおよび **VOL –** ボタンを押して、“Factory Default?” を選択します。このとき、選択したメニューがハイライト表示されます。
- 3) **▶/II/ENTER** ボタンを押すと、表示部に “Default?” が表示されます。
- 4) “Default?” が表示中に、**◀◀** ボタンを押して、“YES” を選択します。
- 5) **▶/II/ENTER** ボタンを押すと、表示部に “Executing...” が点滅表示されます。
 - 工場出荷状態への設定が完了すると、表示部に “Completed” が 1 秒間表示され、サービスメニューに戻ります。
 - 工場出荷状態へ戻した場合、“Date Form”的デフォルト設定は US 向けの設定となります。出荷先に応じた設定が必要です。
- “Date Form”
US : M/D/Y
Europe : D/M/Y
- 6) **POWER slide** スイッチを OFF します。

3. HOW TO DISASSEMBLE

- 1) Open the battery cover on the back of the main unit, and remove the 4 “A” screws.


3. 分解方法

- 1) 本体背面のバッテリーカバーを開き、ネジⒶ 4本を外します。




- 2) Lift the rear block slowly in the direction of the arrows, disconnect the speaker cable ① connector from J609 as shown in the diagram below to remove the rear block.

- 2) リアブロックをゆっくり矢印の方向へ持ち上げ、下図のようにスピーカーケーブル①のコネクタ1ヶ所をJ609から外すと、リアブロックが取り外せます。




3) As shown in the diagram below, disconnect the Mic Rch cable ② connector from J608, the Mic Lch cable ③ connector from J607, and the Mic shield cable ④ connector from J611, and the top block can now be removed. Also remove the button side block in the direction of the arrow.


3) 下図のようにMic Rch ケーブル②のコネクタをJ608から外し、Mic Lch ケーブル③のコネクタをJ607から外し、Mic シールドケーブル④のコネクタをJ611から外すと、トップブロックが取り外せます。またボタンサイドブロックも矢印方向に取り外します。



② Mic Rch cable
00MYB00051800 (W002)



③ Mic Lch cable
00MYB00067540 (W001)




④ Mic shield cable
00MYB00051790 (W004)




4) Lift the P102 jack section, and remove the P102 board from the battery block in the direction of the arrow. Also, the jack side block can be removed. The battery block is held in place by the foot of the USB cap. Remove the USB cap foot, and remove the battery block from the front block in the direction of the arrow.

4) P102のジャック部分を持ち上げてバッテリーブロックからP102基板を矢印方向に取り外します。またジャックサイドブロックも取り外せます。USBキャップの足でバッテリーブロックが固定されています。このUSBキャップの足を外して、フロントブロックからバッテリーブロックを矢印方向に取り外します。



5) Remove the P101 board from the front block in the direction of the arrow, as shown in the diagram below.

5) 下図のようにフロントブロックからP101基板を矢印方向に取り外します。





4. Version Update

- 1) Insert the SD card for updating into the loading slot of the main unit.
- 2) Turn the **POWER slide** switch ON. At this time, “Update A-XXX?” is displayed in the display section.
If this is not displayed, perform steps 5) ~ 7) and check the version.
- 3) Press the **◀◀** button, and select “YES”.
- 4) If the **▶/II/ENTER** button is pressed “Executing...” flashes in the display section, and update begins.
When update has completed, the system automatically restarts.
- 5) To check the current main unit version, press the MENU button for 3 seconds. At this time, the menu list is displayed in the display section.
- 6) Press the **VOL +** and **VOL -** buttons to select “F/W Version”.
At this time, the selected menu item is highlighted.
- 7) If the **▶/II/ENTER** button is pressed, the current version is displayed in the display section.
- 8) Turn the **POWER slide** switch OFF.


4. SD カードからのバージョンアップ方法


- 1) アップデート用のSDカードを本体の挿入口に差し込みます。
- 2) **POWER slide** スイッチをOnします。このとき、表示部に“Up date A-XXX?”が表示されます。
表示されないときは、手順5)～7)を操作してバージョンを確認してください。
- 3) **◀◀** ボタンを押して、“YES”を選択します。
- 4) **▶/II/ENTER** ボタンを押すと、表示部に“Executing...”が点滅表示され、アップデートが始まります。
アップデートが完了すると、自動的に再起動します。
- 5) 現在の本体のバージョンを確認するには、MENUボタンを3秒間押します。このとき、表示部にメニュー一覧が表示されます。
- 6) **VOL +** ボタンおよび**VOL -** ボタンを押して、“F/W Version”を選択します。このとき、選択したメニューがハイライト表示されます。
- 7) **▶/II/ENTER** ボタンを押すと、表示部に現在のバージョンが表示されます。
- 8) **POWER slide** スイッチをOFFします。

5. BLOCK DIAGRAM




6. SCHEMATIC DIAGRAM






P101 00MWI10CS1010

MAIN UNIT




SUB UNIT




"NOTE ON SAFETY: The parts marked with are IMPORTANT PARTS on the safety.

Please use the parts having the designated parts number without fail!"

SUB UNIT




7. PARTS LOCATION




鉛フリー半田
半田付けには、鉛フリー半田 (Sn-Ag-Cu) を使用してください。

Lead-free Solder

When soldering, use the Lead-free Solder (Sn-Ag-Cu).



8. EXPLODED VIEW AND PARTS LIST




POS. NO.	QTY	PART NO. (FOR EUR)	PART NO. (D&M)	PART NAME	DESCRIPTION
001B	1	00M10CS064510	00M10CS064510	CASE ASSY	TOP CASE ASSY
005B	1	00M10CS158010	00M10CS158010	WINDOW	WINDOW
006B	1	00M10CS355020	00M10CS355020	LENS	LED LENS
008B	1	00M10CS355010	00M10CS355010	LENS	REC LENS
010B	2	00M10CS056010	00M10CS056010	BUFFER	MIC BUFFER
012B	1	00M10CS270010	00M10CS270010	BUTTON	TRACK JUMP BUTTON
014B	1	00M10CS270020	00M10CS270020	BUTTON	REC BUTTON
016B	1	00M10CS270030	00M10CS270030	BUTTON	ENTER BUTTON
018B	1	00M10CS257010	00M10CS257010	LID	SD LID
020B	1	00M10CS257510	00M10CS257510	LID ASSY	USB LID ASSY
026B	1	00M10CS271010	00M10CS271010	HOLDER	OLED HOLDER
028B	1	00M10CS271020	00M10CS271020	HOLDER	BATTERY HOLDER
030B	1	00M10CS123010	00M10CS123010	CONTACTOR	RELAY CONTACTOR
032B	1	00M10CS249020	00M10CS249020	PANEL	L SIDE PANEL
034B	1	00M10CS257500	00M10CS257500	LID ASSY	DC JACK LID ASSY
038B	1	00M10CS249500	00M10CS249500	PANEL ASSY	R SIDE PANEL ASSY
040B	1	00M10CS270040	00M10CS270040	BUTTON	REC LEVEL BUTTON
044B	2	00M10CS271040	00M10CS271040	HOLDER	MIC RUBBER HOLDER
048B	1	00M10CS271030	00M10CS271030	HOLDER	MIC HOLDER
049B	1	00M10CS107010	00M10CS107010	SHEET	MIC EARTH SHEET
050B	2	00M10CS202010	00M10CS202010	NET	MIC NET
052B	1	00M10CS064020	00M10CS064020	CASE	MIC CASE
053B	2	00M10CS107020	00M10CS107020	SHEET	WIRE SHEET
001G	1	00M10CS064530	00M10CS064530	CASE ASSY	BOTTOM CASE ASSY
005G	2	00M10CS057010	00M10CS057010	LEG	RUBBER A LEG
006G	2	00M10CS057020	00M10CS057020	LEG	RUBBER B LEG
007G	2	00M10CS056030	00M10CS056030	BUFFER	CONTACTOR BUFFER
008G	2	00M10CS107020	00M10CS107020	SHEET	WIRE SHEET
010G	1	00M10CS056020	00M10CS056020	BUFFER	SPEAKER BUFFER
012G	1	00M10CS257040	00M10CS257040	LID	BATTERY LID
014G	4	00M51250212U0	00M51250212U0	SCREW	SCREW
015G	1	00M10CS056100	00M10CS056100	BUFFER	BUFFER
016G	1	00M10CS123040	00M10CS123040	GASKET	GASKET CONTACTOR
001T	1	00M10CS851250	00M10CS851250	DFU	DFU FOR (U ,N)
001T	1	00M10CS851350	00M10CS851350	DFU	DFU FOR (K)
002T	1	00M10CS851010	00M10CS851010	DFU	DFU CD-ROM (U ,N)
001Z	1	00MAA90005160	00MAA90005160	AC ADAPTER	AC ADAPTER (5V 1.5A)
▲ 002Z	1	00MZC01002010	00MZC01002010	MAINS CORD	! MAINS CORD (U)
▲ 002Z	1	00MZC01003010	00MZC01003010	MAINS CORD	! MAINS CORD (EU)
▲ 002Z	1	00MZC01008010	00MZC01008010	MAINS CORD	! MAINS CORD (K)
▲ 003Z	1	00MZC01804110	00MZC01804110	MAINS CORD	! MAINS CORD (UK)
007Z	1	00M10CS156010	00M10CS156010	STRAP	STRAP
010Z	1	00M10CS831010	00M10CS831010	TRIPOD ADAPTER	TRIPOD ADAPTER
▲ P100		99MZZ10CS1000		MAIN PCB	IMAIN PCB KIT (PMD620)
V001	1	00MHQ49901980	00MHQ49901980	DISPLAY	OLED ASSY (PMD620)
N001	1	00MMS50090110	00MMS50090110	MICROPHONE	MIC KUB4223
N002	1	00MMS50090110	00MMS50090110	MICROPHONE	MIC KUB4223
N003	1	00MQK01302010	00MQK01302010	SPEAKER	SPEAKER 388631
W001	1	00MYB00067540	00MYB00067540	CONNECTIVE CORD	WIRE FOR MIC L
W002	1	00MYB00051800	00MYB00051800	CONNECTIVE CORD	WIRE FOR MIC R
W003	1	00MYB00067520	00MYB00067520	CONNECTIVE CORD	8000-BARA WIRE AWG32 L=6.5
W004	1	00MYB00051790	00MYB00051790	CONNECTIVE CORD	WIRE FOR MIC NET


9. IC DATA

Q001 : TMS320VC5509AZHH

179-TERMINAL GHH AND ZHH BALL GRID ARRAY (BOTTOM VIEW)



BLOCK DIAGRAM





† Number of pins determined by package type.


PIN ASSIGNMENTS FOR THE GHH AND ZHH PACKAGES

BALL #	SIGNAL NAME	BALL #	SIGNAL NAME	BALL #	SIGNAL NAME	BALL #	SIGNAL NAME
A2	VSS	D5	GPIO5	H2	DV _{DD}	L13	D15
A3	GPIO4	D6	DR0	H3	A19	L14	CV _{DD}
A4	DV _{DD}	D7	S10	H4	C4	M1	C10
A5	FSR0	D8	S11	H5	C5	M2	C13
A6	CV _{DD}	D9	DV _{DD}	H10	DV _{DD}	M3	VSS
A7	S12	D10	S25	H11	A'[0]	M4	CV _{DD}
A8	DV _{DD}	D11	V _{SS}	H12	<u>RESET</u>	M5	VSS
A9	S20	D12	AIN2	H13	SDA	M6	A5
A10	S21	D13	AIN1	H14	SCL	M7	A1
A11	S23	D14	AIN0	J1	C6	M8	A15
A12	RTCINX1	E1	GPIO1	J2	DV _{DD}	M9	D3
A13	RDV _{DD}	E2	GPIO2	J3	C7	M10	D6
A14	RDV _{DD}	E3	DV _{DD}	J4	C8	M11	CV _{DD}
B1	VSS	E4	V _{SS}	J5	CV _{DD}	M12	DV _{DD}
B2	CV _{DD}	E5	V _{SS}	J10	CV _{DD}	M13	VSS
B3	GPIO3	E6	DV _{DD}	J11	CV _{DD}	M14	D12
B4	TIN/TOUT0	E7	DX0	J12	<u>TRST</u>	N1	VSS
B5	CLKR0	E8	S15	J13	TCK	N2	VSS
B6	FSX0	E9	S13	J14	TMS	N3	A13
B7	CV _{DD}	E10	NC	K1	A18	N4	A10
B8	CV _{DD}	E11	AIN3	K2	C9	N5	A7
B9	VSS	E12	ADV _{SS}	K3	C11	N6	DV _{DD}
B10	S24	E13	V _{SS}	K4	VSS	N7	CV _{DD}
B11	VSS	E14	XF	K5	VSS	N8	CV _{DD}
B12	RTCINX2	F1	X1	K6	A3	N9	VSS
B13	RDV _{DD}	F2	X2/CLKIN	K7	A2	N10	VSS
B14	AV _{SS}	F3	GPIO0	K8	D1	N11	D8
C1	PU	F4	VSS	K9	A14	N12	D11
C2	VSS	F5	CLKOUT	K10	DV _{DD}	N13	DV _{DD}
C3	NC	F10	ADVDD	K11	EMU0	N14	VSS
C4	GPIO6	F11	VSS	K12	<u>EMU1/OFF</u>	P1	VSS
C5	VSS	F12	<u>INT4</u>	K13	TDO	P2	VSS
C6	CLKX0	F13	DV _{DD}	K14	TDI	P3	A12
C7	VSS	F14	<u>INT3</u>	L1	CV _{DD}	P4	A9
C8	S14	G1	CV _{DD}	L2	C14	P5	A17
C9	S22	G2	C1	L3	C12	P6	A4
C10	CV _{DD}	G3	A20	L4	A11	P7	A16
C11	VSS	G4	C2	L5	A8	P8	DV _{DD}
C12	RCV _{DD}	G5	C0	L6	A6	P9	D2
C13	AV _{SS}	G10	<u>INT2</u>	L7	A0	P10	D5
C14	AV _{DD}	G11	USBPLL _{VDD}	L8	D0	P11	D7
D1	GPIO7	G12	USBPLL _{VSS}	L9	D4	P12	D10
D2	USBV _{DD}	G13	<u>INT1</u>	L10	D9	P13	DV _{DD}
D3	DN	G14	<u>INT0</u>	L11	D13	P14	DV _{DD}
D4	DP	H1	C3	L12	D14		


Q004 : PST3629NR



BLOCK DIAGRAM




X16 VFBGA BALL ASSIGNMENT (TOP VIEW, BALL DOWN)




Notes: The balls at A4, A5, and A6 are absent from the physical package. They are included to illustrate that rows 4, 5, and 6 exist but contain no solder balls.

PIN/BALL DESCRIPTIONS

VFBGA Ball Numbers	Symbol	Type	Description
F2	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
F3	CKE	Input	Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE power-down and SELF REFRESH operation (all banks idle), ACTIVE power-down (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
G9	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH, but READ/WRITE bursts already in progress will continue and DQM will retain its DQ mask capability while CS# remains HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
F9, F7, F8	WE#, CAS#, RAS#	Input	Command inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered.
-	x4, x8: DQM	Input	Input/Output mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0–DQ7 and DQMH corresponds to DQ8–DQ15. DQML and DQMH are considered same state when referenced as DQM.
E8, F1	x16: DQML, DQMH		
G7, G8	BA0, BA1	Input	Bank address inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
H7, H8, J8, J7, J3, J2, H3, H2, H1, G3, H9, G2	A0–A11	Input	Address inputs: A0–A11 are sampled during the ACTIVE command (row-address A0–A11) and READ/WRITE command (column-address A0–A9 [x4]; A0–A8 [x8]; A0–A7 [x16]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine if all banks are to be precharged (A10[HIGH]) or bank selected by BA0, BA1 (A1[LOW]). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
A8, B9, B8, C9, C8, D9, D8, E9, E1, D2, D1, C2, C1, B2, B1, A2	DQ0–DQ15	x16: I/O	Data input/output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, and 51 are NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4).
-	DQ0–DQ7	x8: I/O	Data input/output: Data bus for x8 (2, 8, 47, 53 are NCs for x4).
-	DQ0–DQ3	x4: I/O	Data input/output: Data bus for x4.
E2	NC	-	No connect: These pins should be left unconnected.
G1	NC	-	Address input (A12) for the 256Mb and 512Mb devices
A7, B3, C7, D3	VDDQ	Supply	DQ power: Isolated DQ power on the die for improved noise immunity.
A3, B7, C3, D7	VssQ	Supply	DQ ground: Isolated DQ ground on the die for improved noise immunity.
A9, E7, J9	VDD	Supply	Power supply: +3.3V ±0.3V.
A1, E3, J1	VSS	Supply	Ground.




CONNECTION DIAGRAMS






PIN CONFIGURATION


A0-A19	=	20 addresses
DQ0-DQ14	=	15 data inputs/outputs
DQ15/A-1	=	DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode)
BYTE#	=	Selects 8-bit or 16-bit mode
CE#	=	Chip enable
OE#	=	Output enable
WE#	=	Write enable
RESET#	=	Hardware reset pin
RY/BY#	=	Ready/Busy output
V _{CC}	=	3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances)
V _{SS}	=	Device ground
NC	=	Pin not connected internally

LOGIC SYMBOL






Package Outline
SSOP20



PIN CONFIGURATION


P5	1	20	V _{DD}
P6	2	19	P4
P7	3	18	P3
P8	4	17	P2
V _{SS}	5	16	P1
NC	6	15	NC
P9	7	14	CLR
P10	8	13	STB
P11	9	12	CLK
P12	10	11	DATA

BLOCK DIAGRAM




TERMINAL DESCRIPTION

No.	SYMBOL	I/O	FUNCTION
1	P5	O	Parallel Conversion Data Output Terminals
2	P6	O	
3	P7	O	
4	P8	O	
5	V _{SS}	-	GND
6	NC	-	Non Connection
7	P9	O	Parallel Conversion Data Output Terminals
8	P10	O	
9	P11	O	
10	P12	O	
11	DATA	I	Serial Data Input Terminal
12	CLK	I	Clock Signal Input Terminal
13	STB	I	Strobe Signal Input Terminal
14	CLR	I	Clear Signal Input Terminal
15	NC	-	Non Connection
16	P1	O	Parallel Conversion Data Output Terminals
17	P2	O	
18	P3	O	
19	P4	O	
20	V _{DD}	-	Power Supply Terminal (2.4 to 5.5V)




BLOCK DIAGRAM



TERMINAL DESCRIPTION

No.	SYMBOL	I/O	FUNCTION
1	P0	I	Parallel Data Input Terminals (with pull-up resistors)
2	P1	I	
3	P2	I	
4	P3	I	
5	P4	I	
6	P5	I	
7	P6	I	
8	V _{ss}	-	
9	P7	I	
10	P8	I	
11	P9	I	Parallel Data Input Terminals (with pull-up resistors)
12	P10	I	
13	SO	O	
14	CLK	I	
15	CE	I	Serial Data Output Terminal
16	V _{DD}	-	Serial Clock Input Terminal
			Chip Enable Input Terminal
			Power Supply Terminal (2.7 to 5.5V)

PIN LAYOUT DIAGRAM



*The “_N” in the signal name indicates that the signal is in the “L” active state.

Package
M66592FP : 64pinLQFP (0.5mm pitch)


PIN DESCRIPTIONS

Category	Pin name	Name	I/O	Function	Pin count (Pin nos.)	State of pin *7)		
						RST_N="L"	RST_N goes "H"	PCUT=1
CPU bus interface	D15-0	Data Bus	I/O	This is a 16-bit data bus.	24-39	*4)	*4)	Input (Hi-z)
	AD6-1	Multiplex Address Bus	I/O	When a multiplex bus is specified, this group of pins is used on a time-shared basis for some of the data buses (D6-D1), or for 6 bits of the address bus (A6-A1).				
	A6-1	Address Bus	IN	This is a 6-bit address bus. Because the data bus consists of 16 bits, there is no A0.		18-23	Input *5)	Input *5) Input (Hi-z)
	ALE	Address Latch Enable	IN	When a multiplex bus is specified, the A6 pin is used as the ALE signal.			Input	Input
	CS_N	Chip Select	IN	Setting this to the "L" level selects this controller.		56	Input *6)	Input *6) Input
	RD_N	Read Strobe	IN	Setting this to the "L" level reads data from the controller registers.		53	Input	Input
	WR0_N	D7-0 Byte Write Strobe	IN	At the rising edge, D7-D0 are written to the registers of the controller.		54	Input *6)	Input *6) Input
	WR1_N	D15-8 Byte Write Strobe	IN	At the rising edge, D15-D8 are written to the registers of the controller.		55	Input *6)	Input *6) Input
	MPBUS*3	Bus Mode Selection	IN	Setting this to the "L" level selects a separate bus. Setting this to the "H" level selects a multiplex bus. This should be fixed at either the "H" or "L" level.		17	Input *3)	Input *3) Input *3)
Split bus interface	SD7-0	Split Data Bus	I/O	If a split bus is selected, this functions as the data bus for the split bus.	43-50	Input (Hi-z)	Input (Hi-z)	Input (Hi-z)
DMA bus interface	DREQ0_N*1	DMA Request	OUT	This notifies the system of a D0FIFO port or D1FIFO port DMA transfer request.	57, 60	H	H	H/L *8)
	DACK0_N*1	DMA Acknowledge	IN	Input the DMA Acknowledge signal for the D0FIFO or D1FIFO port.		58, 61	Input	Input
	DSTB0_N*2	Data Strobe 0	IN	This functions as the data strobe signal for the D0FIFO port. Because it is also used for the DMA Acknowledge signal of the D1FIFO port, the DSTB0_N function cannot be used if the DACK1_N function is being used.				
	DEND0_N*1	DMA Transfer End	I/O	<In the FIFO port access writing direction> This receives the Transfer End signal from another peripheral chip or the CPU as an input signal. <In the FIFO port access reading direction> This indicates the transfer end data as an output signal.		59, 62	Input (Hi-z)	Input (Hi-z)
	DEND1_N*1							Input (Hi-z)
Interrupt/SOF output	INT_N	Interrupt	OUT	In the "L" active state, this notifies the system of various types of interrupts relating to USB communication.	51	H	H	H
	SOF_N	SOF pulse output	OUT	When an SOF is detected in the "L" active state, an SOF pulse is output.		52	H	H
Clock	XIN	Oscillation input	IN	A crystal oscillator should be connected between XIN and XOUT. When using external clock input, the external clock signal should be connected to XIN, and XOUT should be open.	10			
	XOUT	Oscillation output	OUT			11		


Category	Pin name	Name	I/O	Function	Pin count (Pin nos.)	State of pin *7)		
						RST_N="L"	RST_N goes "H"	PCUT=1
System control	RST_N	Reset signal	IN	At "L" level, the controller is initialized.	63	Input (L)	Input (H)	Input (H)
	TEST	Test signal	IN	This should be fixed at "L" or open.	16			
USB bus interface	DP	USB D+ data	I/O	This should be connected to the D+ pin of the USB bus.	4	Input (Hi-z)	Input (Hi-z)	Input (Hi-z)
	DM	USB D- data	I/O	This should be connected to the D- pin of the USB bus.	3	Input (Hi-z)	Input (Hi-z)	Input (Hi-z)
VBUS monitor input	VBUS	VBUS input	IN	This should be connected directly to the Vbus of the USB bus. The connected or disconnected state of the Vbus can be detected. If This pin is not connected with Vbus of a USB bus, connect it with 5V.	5	Input (Hi-z)	Input (Hi-z)	Input (Hi-z)
Reference resistance	REFRIN	Reference input	IN	This should be connected to AFEA33G through a $5.6\text{ k}\Omega \pm 1\%$ resistance.	8			
Power supply / GND	AFE A33V	Transceiver unit analog power supply	-	This should be connected to 3.3 V.	12			
	AFE A33G	Transceiver unit analog GND	-		9			
	AFED33V	Transceiver unit digital power supply	-	This should be connected to 3.3 V.	2			
	AFED33G	Transceiver unit digital GND	-		1			
	AFE A15V	Transceiver unit analog 1.5 V power supply	-	This should be connected to 1.5 V.	6			
	AFE A15G	Transceiver unit analog GND	-		7			
	AFED15V	Transceiver unit digital 1.5 V power supply	-	This should be connected to 1.5 V.	13			
	AFED15G	Transceiver unit digital GND	-		14			
	VDD	Core power supply	-	This should be connected to 1.5 V.	40			
	VIF	IO power supply	-	This should be connected to 3.3 V or 1.8 V.	15, 42, 64			
	DGND	Digital GND	-		41			

- *1) The "L" active and "H" active states of these pins can be specified using the control program for the user system. "_N" indicates that the "L" active state is the default state.
- *2) DSTB0_N and DACK1_N are assigned to the same pin, so the functions of one or the other are valid.
- *3) The input level of the MPBUS pin needs to be established just before the end of H/W reset. Also, this should not be switched during operation.
- *4) When CS_N and RD_N are "L", these pins output "H" or "L".
- *5) If MPBUS is "H", these pins can be made to open.
- *6) CS_N, WR0_N, and WR1_N should be kept as (a) or (b) during RST_N="L" (from RST_N goes "L" to right after RST_N goes "H").
 - (a) CS_N="H"
 - (b) WR0_N="H" and WR1_N="H"
- *7) Description of "State of pin"
 - (a) Input : Pins are Hi-z state. Please do not make it "open" on a board.
 - (b) Input(Hi-z) : Pins are Hi-z state. Pins can be "open" on a board.
 - (c) H, L, H/L : Output states are shown.
- *8) These pins are in an inactive state.


PIN FUNCTION CONFIGURATION DIAGRAM



BLOCK DIAGRAM




TOP VIEW




S5 PACKAGE
5-LEAD PLASTIC SOT-23

BLOCK DIAGRAM




TOP VIEW




S6 PACKAGE
6-LEAD PLASTIC SOT-23

BLOCK DIAGRAM




SNT-8A (TOP VIEW)




PIN DESCRIPTION

Pin No.	Symbol	Description	Configuration
1	INT1	Interrupt 1 signal output pin Depending on the mode set by INT1 register_1 and the status register, it outputs low or a clock when the time is reached. It is disabled by rewriting the status register.	Nch open-drain output (no protective diode on the side of VDD)
2	XOUT	Crystal oscillator connect pin (32,768 Hz) (C _d built in, C _g external)	—
3	XIN	—	—
4	VSS	Negative power supply pin (GND)	—
5	INT2	Interrupt 2 signal output pin Depending on the mode set by INT1 register_2 and the status register, it outputs low or clock when time is reached. It is disabled by rewriting the status register.	Nch open-drain output (no protective diode on the side of VDD)
6	SCL	Serial clock input pin Since signal processing is done on the SCL signal rising/falling edge, give great care to the rising/falling time and comply strictly with the specifications.	CMOS input (no protective diode on the side of VDD)
7	SDA	Serial data I/O pin Normally, it is pulled up to the V _{DD} voltage by a resistor and connected with another open-drain output or open-collector output device via a wired-OR connection.	Nch open-drain output (no protective diode on the side of VDD) CMOS input
8	VDD	Positive power supply pin	—

BLOCK DIAGRAM




PIN CONFIGURATION
(10-Lead μ SOIG)



Truth Table


Logic	Switch A	Switch B
0	OFF	ON
1	ON	OFF

BLOCK DIAGRAM




SWITCHES SHOWN FOR A LOGIC "1" INPUT

SIMPLIFIED BLOCK DIAGRAM




PIN ASSIGNMENTS



TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	QFN NO.		
MCLK	1	I	Master clock input
BCLK	2	I/O	Audio serial data bus bit clock input/output
WCLK	3	I/O	Audio serial data bus word clock input/output
DIN	4	I	Audio serial data bus data input
DOUT	5	O	Audio serial data bus data output
DVSS	6	I/O	Digital core / I/O Ground Supply, 0 V
IOVDD	7	I/O	Digital I/O voltage supply, 1.1 V – 3.6 V
SCL	8	I/O	I2C serial clock input
SDA	9	I/O	I2C serial data input/output
MIC1L/LINE1L	10	I	Left input 1
MIC1R/LINE1R	11	I	Right input 1
MIC2L/LINE2L	12	I	Left input 2
MIC2R/LINE2R	13	I	Right input 2
MIC3L/LINE3L	14	I	Left input 3
MICBIAS	15	O	Microphone bias voltage output
MIC3R/LINE3R	16	I	Right input 3
AVSS1	17	I	Analog ADC ground supply, 0 V
DRVDD	18	O	Analog ADC and output driver voltage supply, 2.7 V – 3.6 V
HPLOUT	19	O	High power output driver (left +)
HPLCOM	20	O	High power output driver (left - or multi-functional)
DRVSS	21	O	Analog output driver ground supply, 0 V
HPRCOM	22	O	High power output driver (right - or multi-functional)
HPROUT	23	O	High power output driver (right +)
DRVDD	24	O	Analog output driver voltage supply, 2.7 V – 3.6 V
AVDD	25	I	Analog DAC voltage supply, 2.7 V – 3.6 V
AVSS2	26	I	Analog DAC ground supply, 0 V
LEFT_LOP	27	O	Left line output (+)
LEFT_LOM	28	O	Left line output (-)
RIGHT_LOP	29	O	Right lineo output (+)
RIGHT_LOM	30	O	Right line output (-)
RESET	31		Reset
DVDD	32	I	Digital core voltage supply, 1.525 V – 1.95 V

Q302 : XC6210B152M, Q303 : XC6210B122M,
 Q607 : XC6210B182M, Q415 : XC6210B452M





SOT-25
(TOP VIEW)

PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION
SOT-25		
3	CE	ON/OFF Control
1	V _{IN}	Power Input
2	V _{SS}	Ground
5	V _{OUT}	Output
4	NC	No Connection

BLOCK DIAGRAM






SOT-89-5
(TOP VIEW)

PIN ASSIGNMENT


PIN NUMBER	PIN NAME	FUNCTION
SOT-89-5		
1	CE	ON/OFF Control
4	V _{IN}	Power Input
2	V _{SS}	Ground
5	V _{OUT}	Output
3	NC	No Connection

BLOCK DIAGRAM



Q501, Q611 : NJM2737RB1

PACKAGE OUTLINE



PIN CONFIGURATION


- 1.OUTPUT1
- 2.-INPUT1
- 3.+INPUT1
- 4.V⁻
- 5.+INPUT2
- 6.-INPUT2
- 7.OUTPUT2
- 8.V⁺


Q502 : NJU7009F3

PACKAGE OUTLINE




PIN CONFIGURATION






BLOCK DIAGRAM



PIN ASSIGNMENT

PIN NUMBER	PIN NAME
SOT-25	
1	Vcc
2	N.C.
3	OUT
FIN	GND

V001 : OLED Assy



PIN ASSIGNMENT (CN)

No.	NAME
1	NC
2	VCC
3	VCOMH
4	IREF
5	D7
6	D6
7	D5
8	D4
9	D3
10	D2
11	D1
12	D0
13	E(RD#)
14	R/W#(WR#)
15	D/C#
16	RES#
17	CS#
18	FR
19	BS2
20	BS1
21	VDD 10
22	VDD
23	NC
24	GND
25	NC
26	NC
27	NC
28	NC
29	NC
30	VSS

10. ELECTRICAL PARTS LIST

PARTS INFORMATION

ABBREVIATION AND MARKS	
ANT.	: ANTENNA
CAP.	: CAPACITOR
CONN.	: CONNECTING
HP	: HEADPHONE
μ -PRO	: MICROPROCESSOR
RES.	: RESISTOR
SW	: SWITCH
TRIM.	: TRIMMING
VAR.	: VARIABLE
BATT.	: BATTERY
CER.	: CERAMIC
DIG.	: DIGITAL
MIC.	: MICROPHONE
REC.	: RECORDING
SPK	: SPEAKER
TRANSF.	: TRANSFORMER
TRS.	: TRANSISTOR
X'TAL	: CRYSTAL

NOTE ON SAFETY :

Symbol  Fire or electrical shock hazard. Only original parts should be used to replaced any part marked with symbol  . Any other component substitution (other than original type), may increase risk of fire or electrical shock hazard.

安全上の注意 :

がついている部品は、安全上重要な部品です。必ず
指定されている部品番号の部品を使用して下さい。

NOTE: "nsp" PART IS LISTED FOR REFERENCE ONLY, D&M
WILL NOT SUPPLY THESE PARTS.

PWB NAME	POS. NO.	QTY	PART NO. (FOR EUR)	PART NO. (D&M)	PART NAME	DESCRIPTION
						P100 MAIN PWB KIT (00MWI10CS1000)
						P101 MAIN PWB (00MWI10CS1010)
P101	J201	1	00MYJ90014790	00MYJ90014790	CONNECTOR	SDKR-9BRS-K13-G
P101	J203	1	00MYJ90014780	00MYJ90014780	CONNECTOR	CSS 5005-0402F
P101	S203	1	00MSP01014720	00MSP01014720	PUSH SWITCH	PUSH SW SPVP110100
						P102 SUB PWB (00MWI10CS1020)
P102	J601	1	00MYJ04002270	00MYJ04002270	JACK	HEC3600-016110
P102	J603	1	00MYJ01080260	00MYJ01080260	JACK	LGY2209-0300F
P102	J604	1	00MYJ01080260	00MYJ01080260	JACK	LGY2209-0300F
P102	J605	1	00MYJ01080270	00MYJ01080270	JACK	LGY3009-0200F
P102	J606	1	00MYJ01080270	00MYJ01080270	JACK	LGY3009-0200F
P102	J701	1	00MYJ01004520	00MYJ01004520	JACK	HSJ 1637-010512
P102	S701	1	00MSP01014710	00MSP01014710	PUSH SWITCH	SKRELJE010
P102	S702	1	00MSP01014710	00MSP01014710	PUSH SWITCH	SKRELJE010
P102	S703	1	00MSS01030430	00MSS01030430	SLIDE SWITCH	SSSS7A0202
P102	S704	1	00MSS01021150	00MSS01021150	SLIDE SWITCH	SSSS710607
P102	Z701	1	00MZB09050090	00MZB09050090	BATTERY	CR1220/1FC
P102	Z702	1	00M10CS123020	00M10CS123020	CONTACTOR	PLUS CONTACTOR
P102	Z703	1	00M10CS123030	00M10CS123030	CONTACTOR	MINUS CONTACTOR