


# Hardware History D424

## Mother Board 1.866.120

Index 20		<p><b>shipped with prototype and promotion series only (S/N 00xx, 01xx)</b></p> <p><i>subsequent modifications :</i></p> <ul style="list-style-type: none"> <li>- R19=68k, Pulldown R1001: P6.14-&gt;P6.22,</li> <li>- Upgrades 1.866.910/911/914</li> </ul>
Index 21	14.8.1996	<p><i>correct CLK polarity for AES out :</i></p> <p>connect IC4.5, IC9.5 with IC2.6</p> <p><i>R204 (0 Ohm) no longer used</i></p> <p><i>improved CLK quality :</i></p> <ul style="list-style-type: none"> <li>replace L11 (100mH) with R1002 (22Ohm)</li> <li>replace C182 (10uF) with 100 uF</li> </ul>
Index 22	5.2.1997	<p><i>SW Upgrade V1.1 :</i></p> <p>IC60: 1.866.120.21 &gt; 22, 1.866.905.20 -&gt; 21</p> <p><i>reliable Desktop Controller operation :</i></p> <p>additional C183/184 on soldering side: 47nF IC15.3-5, IC16.3-6</p>
Index 23	30.6.1997	<p><i>SW Upgrade V1.2 :</i> IC60: 1.866.905.21 -&gt; 22</p>
Index 24	26.11.1997	<p><i>new layout Index 12, includes above modifications C183/184, R1001</i></p>
Index 25	22.6.1998 (S/N 1194	<p><i>improved clock jitter :</i></p> <p>R210: 3k3 -&gt; 1k, R226: 1k -&gt; 5k6</p> <p><i>improved TC readability :</i></p> <p>Software 120 MOTCC IC20: 1.866.915.20 -&gt; 21</p>




SCSI Board 1.866.130

Index 20		<b>shipped with prototype and promotion series only (S/N 00xx, 01xx)</b> <i>subsequent modifications :</i> wire bridge, see drawing below
Index 21	5.9.1996	<b>shipped with prototype and promotion series only (S/N 00xx, 01xx)</b> <i>sample accurate timecode sync :</i> - wire bridge P201.23C to RZ301.3
	21.9.1996	<i>new layout Index 12</i> without above wire bridges
Index 22	5.2.1997	<i>SW Upgrade V1.1 :</i> (factory upgrade required for SW 1.866.903.21) Main Software IC105/104: 1.866.900/901.20 -> 21
Index 23	30.6.1997	<i>SW Upgrade V1.2 :</i> Main Software IC105/104: 1.866.900/901.21 -> 22
Index 24	30.10.1997	<i>SW Upgrade V1.3 :</i> Main Software IC105/104: 1.866.900/901.22 -> 23 Frontpanel SW ICxx: 1.866.902.20 -> 21 <i>decoupled SCSI Termination Power</i> - additional diode D501: BAV20 in series with R502 <i>correct termination of IRTS3 processor port</i> new R232 (2k7) at P201.30B to 32C
Index 25	14.4.1998	<i>SW Upgrade V1.3.1 :</i> Main Software IC105/104: 1.866.900/901.23 -> 24
Index 26	13.8.2001	<i>SW Upgrade V1.6 :</i> Main Software IC105/104: 1.866.900/901.24 -> 25 <i>lower temperature operation of Altera circuits for extended lifetime</i> - IC 601/701 with mounted heat sink (50.20.3013)

Index 20 modification (for boards with layout 11 only) :


- cut track between IC 404 pin 1 and nearby contact hole
- solder wire to IC404.1, feed it through contact hole, and connect it to IC 204.3 on soldering side




Index 21 modification (for boards with layout 11 only) :

- add wire bridge P201.23C to RZ301.3


Index 24 : Diode D501



Index 24 : R232




SCSI Board 1.866.130.24



Index 26: Heatsink for IC 601/701, mounted with thermally conductive adhesive (99.01.3252)  
IC 701 : min distance to bottom edge : 29 mm


**Analog Input/Output 1.866.140**

Index 20		
Rev A	22.3.2001	protection of AD Converter CS-5390 in power-up phase : - with additional zener diodes D10/11 (5.6V) in parallel to C89/C94 on soldering side



**Keyboard 1.866.160**

Index 00		
	8.6.1998	improved crosstalk immunity for reliable IC2 function (Key/Display I/O) with additional C13 (47pF) between IC1.20-21



**Clock I/O Board 1.866.170**

Index 00	29.7.1996	Correct Termination Switch position (modified in series production) : print modification (wires) to reverse termination switch position, for matching with backpanel label
		new layout 12, fixes above bug

**Headphone Connector**

	23.8.1996	additional 1000p capacitor for improved noise figures.
--	-----------	--

## Shipping Schedule :

Prototypes/ADR	12/95
Pre-Series 101-131	06/96-08/96
Series	09/96-today