

Service Manual

Digital Audio Tape Deck

SV-360



Color

(K)... Black Type

Area

Country Code	Area	Color
(E)	Continental Europe.	(K)
(EB)	Great Britain.	(K)

SPECIFICATIONS

Signaling Format

Tape recording system:	Rotating head type DAT
Sampling frequencies:	
For recording:	48 kHz (analog/digital input) 44.1 kHz (analog input) 32 kHz (digital input)
For playback:	48 kHz/44.1 kHz/32 kHz (selected automatically)
No. of quantizing bits:	16 (linear)
No. of channels:	2 (stereo)

Input/Output Jacks

Analog input level/	+4 dBs (-18 dB rec level/
Input impedance:	10 k Ω
Analog output level/	+4 dBm/-10 dBm (-18 dB/)
Output impedance:	20 Ω /135 Ω
Phones output:	Max. 30 mW/32 Ω (matching impedance 8~600 Ω)
Digital input jacks:	Coaxial/75 Ω ,
Digital output jacks:	Coaxial/75 Ω ,

Audio Parameters (Recording and Playback System)

Frequency response:	
For 48 kHz:	10 Hz~22,000 Hz (± 0.5 dB)
For 32 kHz:	10 Hz~15,000 Hz (± 0.5 dB)
Dynamic range:	90 dB or more
For playback:	96 dB or more
S/N Ratio	93 dB or more
Total harmonic distortion:	0.05% or less (1 kHz, input/output level+4 dBm)
Wow and flutter:	Below limit of measurement

Mechanism

Heads:	Amorphous ferrite composite type
Cylinder diameter:	30 mm
Cylinder rotation speed:	2000 r.p.m. (recording and playback)
Tape speed:	8.15 mm/sec, 12.225 mm/sec (selected automatically)
Search speed:	Max. 200 times normal speed
Fast forward winding time:	Approx. 40 sec

Note:
Specifications are subject to change without notice.
Weight and dimensions are approximate.

General

Power supply:	110 V/127 V/220 V/240 V AC, 50/60 Hz
Power consumption:	40 W
External dimensions: (W×H×D)	43×11.5×34 cm
Weight:	7.5 kg

Technics

Matsushita Electric Industrial Co., Ltd.
Central P.O. Box 288, Osaka 530-91, Japan

CONTENTS


	Page
INSTALLATION	2
CONNECTIONS	3
ACCESSORIES	3
FRONT PANEL CONTROLS AND FUNCTIONS	4~8
REMOTE CONTROL	9, 10
SV-360 DAT MAINTENANCE CHART	11~14
DISASSEMBLY INSTRUCTIONS	15~17
MEASUREMENTS AND ADJUSTMENTS	18~27
TERMINAL FUNCTION OF IC	28~50
BLOCK DIAGRAM	51~54
INTERNAL CONNECTION OF FL	55

	Page
SCHEMATIC DIAGRAM	56~82
WIRING CONNECTION DIAGRAM	83, 84
PRINTED CIRCUIT BOARDS	85~98
TROUBLESHOOTING	99, 100
KEY POINTS FOR TROUBLESHOOTING	101, 102
RESISTORS & CAPACITORS	103~106
REPLACEMENT PARTS LIST	107~110
EXPLODED VIEWS	111~113
REPLACEMENT PARTS LIST	114
EXPLODED VIEWS	115
REPLACEMENT PARTS LIST	116


INSTALLATION

Installation of rack mount kit

1. Assemble the rack ears and panel, and tighten with included screws.




2. Remove the 4 screws on side enclosure, and attach the unit to the rack mount.



Notes on placement

- Place on a flat, level surface so that the front-rear inclination does not exceed 15°.
- Avoid places such as the following:
 - Near any equipment or device that generates strong magnetism.
 - On any heat-generating equipment or device, or in any place where the temperature is high (40°C or higher).
 - Extremely cold places (5°C or below).
 - Near a tuner or TV (It may cause noise in the broadcast, or disturbance of the TV picture.)
 - For long periods of time in direct sunlight.
 - In dusty or smoky locations
 - In locations prone to vibrations.
 - In locations where the rear panel is less than 10 cm away from the wall or back of an audio rack.
 - Within reach of children.
- Do not place heavy objects, other than system components, on top of the unit.
- When carrying or storing the unit, handle it with care so it is not subjected to any strong bumps.
- To avoid problems due to vibration.
 - Do not place a book or similar object under this unit.
 - Do not route the connection cables (of this or other units) across the operation panel, across the top, or under the unit.

CONNECTIONS



1 COAXIAL jacks (IN/OUT)

These terminals are for input or output of digital signals.

2 REMOTE CONTROL jacks (SERIAL/PARALLEL)

3 VOLTAGE adjuster (VOLT ADJ)

Select the voltage setting for the area in which the unit will be used. (110 V/127 V/220 V/240 V)

4 AC IN jack

Connect to the grounded AC outlet with the included AC power supply cord.

5 LEVEL selector (+4 dBm/-10 dBm)

Select the nominal output level (when the peak level meter shows -18 dB).

6 ANALOG OUT terminals

These are balanced XLR analog audio output connectors.






7 SAMPLING FREQUENCY selector

Select the sampling frequency when making analog recordings. (44.1 kHz/48 kHz)

8 ANALOG IN terminals

These are balanced XLR analog audio input connectors.


ACCESSORIES

<ul style="list-style-type: none"> • AC power supply cord 1 (RJA0003-K) . . . [E] area. (SJAD8) [EB] area. 	<ul style="list-style-type: none"> • Coaxial cable . . . 1 (SJPD19-1E) 	<ul style="list-style-type: none"> • Wired remote control unit 1 (RAK0001A) 	<ul style="list-style-type: none"> • Rack mount kit 1 (SMN2090) (SMN2091) (SMN2105) (SMN2092) 	<ul style="list-style-type: none"> • Screws 8 (XYN3+F10 FZ) 
---	---	--	---	--

Note: Configuration of AC power supply cord differs according to area.

FRONT PANEL CONTROLS AND FUNCTIONS

Front panel



1 POWER switch

2 cassette holder

3 OPEN/CLOSE button (▲)

4 display

5 REC LEVEL control
Use to adjust the recording level.

6 REC BALANCE control
Use to adjust recording balance between left and right.

7 SKIP buttons (◀◀ • ▶▶)
Use the skip buttons to advance to the desired program.
The ▶▶ button skips the program forward
The ◀◀ button skips the program backward

8 END SEARCH button

Use to advance at high speed to the end of the recorded portion of the tape.

Use also to continue recording from the last recorded position, or to find the total number of programs or total time recorded on the tape (in the case of tapes where absolute time and program numbers have been recorded).

9 PHONES jack


A 1/4" connector for standard stereo headphones.

10 PHONES LEVEL control

Use this control to adjust the output level to the headphones.

11 TIMER selector

Used to automatically begin playback or record when the unit is connected to an AC line timer. Setting this switch to "REC" or "PLAY" causes the unit to switch to record or playback mode as soon as AC power is applied. If a timer is not used, leave this switch in the "OFF" position.



12 INPUT selector button

Use to select digital or analog recording input.

13 PROGRAM buttons

Use to select program numbers, to cue to a desired track, etc.

14 MEMORY button

Use to program a random playback sequence.

15 continuous memory button (~)

This button is used to reduce program steps needed when consecutive programs are to be played during a random sequence (e.g. 2~5 instead of 2, 3, 4, 5).

16 REPEAT button (↺)

Use to repeat playback of a tape or a programmed sequence.

17 COUNTER RESET button

Use to reset the tape counter to "0000" (when the display mode is set to tape counter).

18 RECALL button

Use to display and check program numbers which have been memorized.

19 AUTO button

Use to automatically record program numbers or start ID's during recording or indexing by detecting the beginning of signal after a blank position.


20 COUNTER MODE button

Use to select the desired counter mode.
(absolute time, program time, tape counter)

21 A-B REPEAT button (A↺B)

Use to repeat a portion of the tape between A and B.

Front panel

**22 MUSIC SCAN button**

Use to play back the beginning of each recorded program on the tape for about 9 seconds. This is useful for quick identification of program contents.

23 INDEX button

Indexing allows certain subcode data which has been recorded on the tape to be changed with no effect to the actual program recording.

With this unit, the following types of indexing are possible.

1. Recording or erasure of start ID's at the beginning of a program
2. Recording or erasure of skip ID's
3. Renumber function

24 START ID/WRITE button

Use to record start ID's in indexing. Can be done automatically or manually as desired.

25 SKIP ID/WRITE button

Use to record skip ID's in indexing.

26 START ID/ERASE button

Use to erase start ID's recorded in indexing.

27 SKIP ID/ERASE button

Use to erase skip ID's recorded in indexing.

28 RENUMBER button

Use to assign program numbers (01, 02, 03...) to start ID's recorded in indexing.

29 AUTO REC MUTE button (●)

Use to automatically insert a silent space approximately four seconds long during a recording.

30 PAUSE button/indicator (||)

Use to temporarily interrupt playback or recording.

31 REC (record) button/indicator (●)

Use to put unit in record standby mode.

32 FF/CUE (fast forward/cue) button (►►)

Use to advance the tape rapidly or for audible high-speed search (cue).

33 PLAY button/indicator (►)

Use to initiate recording or playback. Use also to record program numbers manually.


34 STOP button (■)

Use to stop all functions. This button also clears the program memory.

35 REW/REV button (◀◀)

Use to rewind the tape or for audible high-speed search (review).

Display panel



① peak level meter

Recording level in recording and playback level in playback are indicated by a bar graph.

② counter display panel

The following are displayed according to the setting of the counter mode button:

- 1) absolute time
This display is always shown when power is first switched on.
- 2) Program time
- 3) tape counter

③ **cleaning** indicator

Indicates when it is time to clean the heads.

④ **dew** indicator

Indicates the formation of dew.

⑤ timer indicator

Indicates timer switch is on.

⑥ program number display

(display changes depending on operating mode)

- 1) step playing
(program sequence/tune playing)
- 2) memory next
(memorized tunes/next tune)

⑦ sampling frequency indicators

Display sampling frequency of digital signals during recording or playback.



Changes automatically depending on input signal.

■ Relation between digital recording and sampling frequency

(when digital signals are input to the digital terminals on the rear panel)

Signal input	Sampling frequency indicator	Digital recording
Digital signals with 48 kHz sampling frequency (tapes recorded with analog input and commercial DAT music tapes which are not subject to copyright laws)	48kHz	OK
Digital signals with 48 kHz sampling frequency (commercial DAT music tapes subject to copyright laws)	48kHz	NO
Digital signals with 44.1 kHz sampling frequency (commercial DAT music tapes or CD, etc.)	Depends on user conditions	NO (44.1 kHz signals are only for playback)
Digital signals with 44.056 kHz sampling frequency (recorded digitally on a videocassette with PCM processor)	Depends on user conditions	NO

Display panel



8 auto indicator

Indicates that a program number and a start ID can be automatically recorded by sensing the beginning of incoming signal.

9 repeat indicator

This indicator is used both for repeat and A-B repeat functions.

Indicates that all programs or memorized programs can be played back repeatedly ([]).

Indicates that the tape portion between A and B can be played back repeatedly ([A↔B]).

10 start ID indicator

Indicates that a start ID is being or has been recorded.

11 skip ID indicator

Indicates that a skip ID is being or has been recorded.

12 digital indicator

Indicates that digital signals can be recorded.

13 analog indicator

Indicates that analog signals can be recorded.

14 index indicator

Indicates that indexing can be performed.

15 erase indicator

Indicates that a start ID or skip ID is being erased.


16 renumber indicator

Indicates that program numbers are being assigned.


REMOTE CONTROL

This unit has 2 systems for remote control operation using either parallel input terminals or serial input terminals. By connecting the following circuits or inputting a signal, the unit can be operated by remote control.

Parallel Input Terminals



Wired remote control unit (included)



Serial Input Terminals



Input signals

The unit can be controlled by entering signals (pulse series) 3 times repeatedly. This signals can be made by converting the data code (000000) and the reverse data code (111111) in the pulse series shown below into the data codes corresponding to the desired function (see table below).

In the case of this unit, custom codes and reverse custom codes are each fixed at "10001" and "01110" respectively. Unless specified otherwise, the codes are set at the "L" level.

These signals can be generated by a computer, and can be used effectively for DAT by connecting to an operating system.

<Pulse series for the Stop function>



Key No.	Function	Data code	Key No.	Function	Data code	Key No.	Function	Data code
0	stop ■	0 0 0 0 0 0	18	program 3	0 1 0 0 1 0	31	repeat ↔	0 1 1 1 1 1
1	open/close ▲	0 0 0 0 0 1	19	program 4	0 1 0 0 1 1	42	memory	1 0 1 0 1 0
2	rew/rev ◀◀	0 0 0 0 1 0	20	program 5	0 1 0 1 0 0	43	counter mode	1 0 1 0 1 1
3	ff/cue ▶▶	0 0 0 0 1 1	21	program 6	0 1 0 1 0 1	44	reset	1 0 1 1 0 0
6	pause	0 0 0 1 1 0	22	program 7	0 1 0 1 1 0	46	skip rev ◀◀	1 0 1 1 1 0
7	auto rec mute ●	0 0 0 1 1 1	23	program 8	0 1 0 1 1 1	47	skip fwd ▶▶	1 0 1 1 1 1
8	rec ●	0 0 1 0 0 0	24	program 9	0 1 1 0 0 0	48	index	1 1 0 0 0 0
9	recall	0 0 1 0 0 1	25	program 0	0 1 1 0 0 1	49	start ID write	1 1 0 0 0 1
10	play	0 0 1 0 1 0	27	continuous memory (—)	0 1 1 0 1 1	50	skip ID write	1 1 0 0 1 0
15	music scan	0 0 1 1 1 1	28	auto	0 1 1 1 0 0	51	start ID erase	1 1 0 0 1 1
16	program 1	0 1 0 0 0 0	29	end search	0 1 1 1 0 1	52	skip ID erase	1 1 0 1 0 0
17	program 2	0 1 0 0 0 1	30	repeat A ↔ B	0 1 1 1 1 0	53	renumber	1 1 0 1 0 1

Input signal level.5 V ±0.5 V
Load impedance.200Ω

SV-360 DAT MAINTENANCE CHART

REGULAR MAINTENANCE

The purpose of periodic maintenance as recommended is to keep the equipment in the best possible operating condition throughout its useful life. Observance of this maintenance schedule ensures that maximum performance and reliability is obtained from the machine.

Regular maintenance is necessary because the DAT Recorder is a high-technology piece of equipment, containing DC motors, head cylinder assemblies, and a complex mechanism. These components deteriorate over time. Dust and dirt can clog the head gap, which affects the sound. In light of this, it is very important that overall maintenance be performed according to the maintenance chart to avoid problems resulting from heavy image. Maintenance should also be performed after any repairs on the equipment.

Maintenance is particularly recommended for DAT Recorders used in commercial and broadcast applications for several reasons. Installation and application are frequently under less than ideal conditions, such as long usage times and poor environmental conditions. All of this adversely affects the life span and performance of the machine. Regular maintenance assures that the purchaser obtains maximum value for this expenditure.

Part Name	Part Number	500	1000	1500	2000	2500	3000	3500	4000	4500	5000
Upper Cylinder	VEH0389-SER	○	●	○	●	○	●	○	●	○	●
Cylinder Ass'y	VEG0605	○	○	○	○	○	○	○	○	○	●
Gear Lever (R)	1NL0031ZA										●
Gear Lever (L)	1NL0030ZA										●
Roller Post	1DR0051ZA	○	○	○	○	○	○	○	●	○	○
DD Motor	DVX32D2LA	○	○	○	○	○	○	○	○	○	●
Guide Roller	1DR0005ZA	○	○	○	○	○	○	○	●	○	○
Brake Arm (R)	RNL63ZA										●
Brake Arm (L)	RNL64ZA										●
Driving Pulley	RDR9013ZA										●
Mode Belt	RDV59ZA										●
Intermediate Pulley	RDR9012ZA										●
FF Idler	RNG53ZA										●
Mode Motor	1JQ0012ZA								●		
Pinch Roller	1NB0001ZA	○	○	○	○	○	●	○	○	○	○
Belt	RDV60ZB										●
Plate Spring (GND)	RUS761ZA										●
Cam Gear	RDG5936ZA										●
Pinch Roller Arm	RDR95ZA								●		
Play Idler	RDI9002ZA		○		○		●		○		○
Soft Brake	1NL0016ZA								●		
Driving Gear (A)	1NG0007ZA										●
Gear	1NG0008ZA										●
Trigger (B)	RUB463ZA										●
Reel Table (R)	1DM0015ZA										●
Reel Table (L)	1DM0014ZA										●
Sector Gear (R)	1NG0005ZA										●
Sector Gear (L)	1NG0006ZA										●
Int. Pulley Bearing	1NM0005ZA										●
Cass. Detection SW	EVQWR2001										●
Cass. Detection SW	EVQWR2002										●

● Replacement
○ Cleaning

DAT Head and Tape Transport Cleaning

Through normal usage of any tape machine, dirt and debris from the tape accumulates on the heads, which eventually causes performance problems. By using a cleaning cassette regularly, dirt buildup can be minimized, prolonging the life of the tape heads, and also keeping tape posts, tape guides, and the pinch roller clean.

DAILY CLEANING

1. Play the cleaning cassette (Panasonic Part No. RT-RCLP) for 15-20 seconds once a day.
2. Do not use the same part of the cleaning tape more than once.


WEEKLY CLEANING

Once per week the following cleaning regimen should be performed:

- (1) Perform the 15-second daily cleaning using a standard DAT cleaning cassette.
- (2) Clean all tape contact surface, including A/C head upper and lower drum, thoroughly with a soft cloth soaked in Freon TF.
- (3) Clean both heads by gently rubbing in a horizontal direction, as depicted, using a head cleaning stick (VFK27) or a lint free cloth moistened with Freon TF.
- (4) Wipe all tape contact surfaces, including upper and lower drum, with a dry soft cloth to ensure that all residual moisture is removed from the tape contact surfaces.

Note:


- (1) When cleaning the upper drum, hold it secure with your finger tips.
- (2) Occasionally, dirt or debris may become lodged in the air bearing channels that are cut in the upper drum's surface. This can be removed by gently dislodging it with a sharpened toothpick.
- (3) Denatured alcohol may be used in place of Freon TF if modest amounts of solvent are used. Excess alcohol will dilute and remove the bearing lubricant in the capstan motor and rotary guides.



* Freon TF is registered trademark of E.I. duPont de Nemours & Co, Inc.

• MECHANISM COMPONENT LAYOUT


Top Side






• REMOVING THE UPPER CYLINDER




- (1) Desolder the head terminals and disconnect the leads (①).
- (2) Remove the two screws (②) retaining the upper cylinder.
- (3) Remove the two hexagon socket head screws (③).
- (4) Install the 2 fixture screws (XSN2+8) (④) in the side holes in the fixture (the hexagonal-head screws were removed from these holes).



Secure the center screw (XSN3+8) (⑤) and then remove the fixture from the cylinder.



DISASSEMBLY INSTRUCTIONS

Ref. No. 1	How to remove the cabinet	 <p>Cabinet</p>
Procedure 1		<ul style="list-style-type: none"> Remove the 9 screws (1~9).
Ref. No. 2	How to remove the audio and input/output P.C.B.	 <p>Audio P.C.B. Input/Output P.C.B.</p>
Procedure 1→2		<p>(A) Audio P.C.B.</p> <ul style="list-style-type: none"> Remove the 4 screws (1~4). Remove the 6 connectors (J2, 6, 7, 29, 30 and 31). <p>(B) Input/output P.C.B.</p> <ul style="list-style-type: none"> Press the 4 latches with a pair of pliers as shown to remove the P.C.B.
Ref. No. 3	How to remove the front panel	 <p>Tray window Loading motor Tray Front panel</p>
Procedure 1→2→3		<ul style="list-style-type: none"> Take out the tray by turning the loading motor counterclockwise. Pull the tray window upwards. Remove the 2 connectors (J3, 9). Remove the 8 screws (1~8).


Ref. No. 4	How to remove the front panel parts	 <p>Power switch P.C.B. Timer switch P.C.B. Power button Panel control P.C.B. Nuts Volume level knob Headphones P.C.B. Switch holder REC level & balance control P.C.B. Skip key P.C.B. REC balance knob REC level knob</p>
Procedure 1→2→3→4		<p>(A) Panel control P.C.B.</p> <ul style="list-style-type: none"> Remove the 8 screws (1~8). <p>(B) REC level & balance control P.C.B.</p> <ul style="list-style-type: none"> Remove the 2 screws (9, 10). <p>(C) Skip key P.C.B.</p> <ul style="list-style-type: none"> Remove the 5 screws (11~15). <p>(D) Timer switch, headphones and power switch P.C.B.</p> <ul style="list-style-type: none"> Remove the switch holder by unscrewing the 4 screws (16~19). Remove the timer switch P.C.B. by removing the 2 screws (20, 21), and the switch. Remove the headphones P.C.B. by removing the volume level knob and their nuts. Remove the power switch P.C.B. by removing the 2 screws (22, 23).
Ref. No. 5	How to remove the function key P.C.B.	 <p>Function key P.C.B. Function keys Function key Frame Function key P.C.B.</p>
Procedure 1→2→3→4→5		<ul style="list-style-type: none"> Remove the 11 screws (1~11).
Ref. No. 6	How to remove the signal processing/system control/main servo P.C.B.	 <p>Power supply P.C.B. Signal processing/system control/main servo P.C.B. Shield board P.B. clock P.C.B.</p>
Procedure 1→2→6		<ul style="list-style-type: none"> Remove the 4 screws (1~4) and remove the shield board. Remove the 7 connectors (J4, 9, 11, 14, 16, 17 and 37). Press the 3 latches with a pair of pliers as shown to remove the P.C.B.

Ref. No. 7	How to remove the power supply P.C.B.	
Procedure 1→2→7	<ul style="list-style-type: none"> • Unscrew the 4 screws (①~④) and remove the power transformer. • Unscrew the 1 screw (⑤) to remove the shield board. • Remove the 4 connectors (J1, 3~5). • Remove the 4 screws (⑥~⑨). • Press the 2 latches with a pair of pliers as shown to remove the P.C.B. 	
Ref. No. 8	How to remove the loading unit, mech. chassis and RF P.C.B.	
Procedure 1→2→8	<ul style="list-style-type: none"> • Unscrew the 4 screws (①~④) and remove the loading unit. • Unscrew the 2 screws (⑤, ⑥), and remove the mecha. chassis. • Unscrew the 2 screws (⑦, ⑧), and remove the RF P.C.B. 	


MEASUREMENTS AND ADJUSTMENTS

• Adjustment Points


• SUB SERVO/RF P.C.B.




• SIGNAL PROCESSING • SYSTEM CONTROL • MAIN SERVO P.C.B.



• P.B. CLOCK P.C.B.



• AUDIO P.C.B.



Electrical Adjustment


Equipment and Tools

- 2-channel 30MHz oscilloscope (with external trigger and delay sweep) (with a 10:1 probe)
- Standard electrical tools and equipment
- Electrical adjustment screwdriver – SZZP1043C
- Standard test tapes – RD-PG01 (PG reference), RD-ER01 (error rate)
- Blank tape for recording and playback (commercially available blank tape)

1. PG Phase Adjustment

1. Play the PG reference portion of the standard test tape (RD-PG01).
2. Set up the oscilloscope and connect as shown below.

	CH-1	CH-2
Test Point	J27 ③ (RPSV)	J102 ⑭ (OROT2)
Volts/Div.	20mV	0.5V
Time/Div.	5msec.	
Delay	50μsec.	
Trig	CH-2	
AC.GND.DC	AC	DC
Adjustment Point	VR201	






Note: TP101 is ground.

3. After set up, the waveform shown on the right appears.
4. The waveform in the figure on the right is enlarged using the delayed sweep. The point where the delayed sweep is used to enlarge the waveform is the leading edge of the CH-2 (OROT2) waveform.

Delayed sweep – 50μsec.

5. Rotate **VR201** (located on the mechanism board) and adjust the time ("t" in the figure below) from the leading edge of the waveform of CH-2 to the leading edge of the 522 kHz waveform of CH-1 so that it is within ± 0.04 msec of the time indicated on the label on the standard tape (e.g. **0.183 msec**).



t: Value (msec) indicated on the standard tape ± 0.04 msec.

2. Equivalent Circuit Adjustment

1. Play the **error rate measurement** standard test tape (RD-ER01).
2. Set the timer switch to the play position. Then, while holding down the "recall" button, turn on the power switch. (Plays the error measurement tape using timer playback.) In this mode, the error rate is displayed on the tape counter whenever the "recall" button is pressed. The adjustment is correct if the error rate value is **100** or lower. If this value continues to be above **100**, proceed to step 3. (Display range is from **0000** to **9999**.)
3. While viewing the error rate, adjust **VR356**, **VR355** and **VR354** a little at a time to reduce the error rate. (Target value: **50** or lower)



Notes:

- (1) It takes about 2 seconds for the result of the adjustment of **VR354~VR356** to be displayed.
- (2) If the error rate cannot be lowered below **100**, check the points below.
 - ① Dirty head, clogged head, disconnected head, etc.
 - ② Defective tape transport (dirty tape, uneven winding, etc.)
 - ③ Other electrical adjustment defects (PG adjustment).
 - ④ Routing of the head leads (check if they are picking up induced noise).

If the error rate cannot be reduced to the target value after the adjustments above have been performed, perform the adjustments of step 4. After completing this, repeat steps 1~3.

4. Set up the oscilloscope and connect as shown below.

	CH-1	CH-2
Test Point	J27 ⑤ (RPRF)	J102 ⑭ (OROT2)
Volts/Div.	50mV	0.5V
Time/Div.	5msec.	
Delay	—	
Trig	CH-2	
AC.GND.DC	AC	DC
Adjustment Point	VR356, VR355	





As shown above, when the waveform of CH-2 (OROT2) is low, an envelope waveform is output from head **B**. On the other hand, the envelope waveform from head **A** is output when CH-2 is high.

5. After set up, the waveform shown on the right appears.
6. Adjust **VR356** so that the amplitude of the output envelope waveform of head **A** is **1.5Vp-p**.
7. Adjust **VR355** so that the amplitude of the output envelope waveform of head **B** is **1.5Vp-p**.

3. ATF Gain Adjustment

1. Play the **error rate measurement** standard test tape (RD-ER01).
2. Set up the oscilloscope and connect as shown below.

	CH-1	CH-2
Test Point	J102 ⑨ (ATFOFS)	J102 ⑭ (OROT2)
Volts/Div.	50mV	0.5V
Time/Div.	5msec.	
Delay	50μsec.	
Trig	CH-1	
AC.GND.DC	AC	DC
Adjustment Point	VR321	





3. Monitor about 8 lines of the ATF waveform. Select the line with the largest amplitude and enlarge it using the 50μsec. delayed sweep.
4. Adjust **VR321** so that the amplitude of the waveform is **1.0Vp-p**. Check that the other smaller amplitudes are **0.8Vp-p** or higher.

4. RF Recording Level Adjustment

Note: Steps 1~4 are temporary adjustments. If the adjustments are off after performing 5~7, repeat steps 1~7.

1. Load a blank tape for recording and set the recorder for "REC-PLAY".
2. Set up the oscilloscope and connect as shown below.

	CH-1	CH-2
Test Point	TP351 J28 (2)	TP352 J28 (4)
Volts/Div.	5mV	5V
Time/Div.	2msec.	
Delay	0.1msec.	
Trig	—	
AC.GND.DC	AC	DC
Adjustment Point	VR351, VR353	VR352, VR353




3. Set the delay time of the oscilloscope to 0.1 msec to enlarge the waveform. Adjust VR351 (CH-1) and VR352 (CH-2) so that (b) in the figure is 65mVp-p.
4. Next, adjust VR353 so that (a) in the figure is 100mVp-p.
5. Set up the oscilloscope and connect as shown below.

	CH-1	CH-2
Test Point	J102 ⑩ (ATFOFS)	J102 ⑭ (OROT2)
Volts/Div.	20mV	0.5V
Time/Div.	2msec.	
Delay	0.2msec.	
Trig	CH-2	
AC.GND.DC	AC	DC
Adjustment Point	VR351 – Head A VR352 – Head B	


6. Record a zero signal (erase) on the blank tape and play back the same portion.

7. The adjustment is correct if the amplitude of the waveform at J12 ⑩ is within 0.8V to 1.1V. If not, adjust VR351 for head A (or VR352 for head B). VR351~353 adjust the recording current. After adjustment, record and check by play back the same portion.





5. Playback PLL Adjustment

1. Load a music tape and set the recorder for "Play".
2. Adjust CT170 on the P.B. clock P.C.B. to the point where the music can be played back.



3. After determining the range in which the music can be played back by turning CT170 in the clockwise and counterclockwise directions, set CT170 to the center of the range.
4. Play the **error rate measurement** standard test tape (RD-ER01). (Or, stop a tape already recorded with music and check the waveform at J101 ② (TIDP) in the FF or REW mode.)

	CH-1	CH-2
Test Point	J101 ② (TIDP)	J102 ⑭ (OROT2)
Volts/Div.	0.5V	0.5V
Time/Div.	5msec.	
Delay	—	
Trig	CH-2	
AC.GND.DC	DC	DC
Adjustment Point	CT170	




Note: Fine adjust CT170 for the maximum number of pulses (appear as dots in "a" in the figure above) during FF or REW at 200 times normal speed (when the speed is the fastest).

6. Playback Adjustment


1) DAC Output Balance

1. Load a blank tape for recording.
2. Use a signal generator to feed a 1kHz signal to ANALOG IN.
3. Set the recorder to the record mode and adjust INPUT VR so that the level meter moves to -20dB .
4. Record the -20dB signal.
5. Rewind the recorded portion and play it back.
6. Adjust VR501 (left channel) and VR502 (right channel) to minimize the distortion rate. (Reference distortion rate of about 0.05%)
7. After adjustment, check that the playback output is $-20\text{dB} \pm 0.2\text{dB}$ with respect to 0dB at 1kHz.



2) DAC Offset Adjustment


1. Set the recorder to DIGITAL IN in the stop mode. (no digital signal input)
2. Connect a digital voltmeter to TP501 for the left channel (TP502 for the right channel).
3. Adjust VR503 for the left channel (VR504 for the right channel) so that the voltage at the test point above is $0 \pm 0.1\text{mV}$.



7. Recording Adjustment


1) ADC Offset Adjustment

1. Set the recorder to ANALOG IN in the stop mode. (no analog signal input)
2. Connect TP400 to ground.
3. Connect the digital voltmeter to TP501 for the left channel (TP502 for the right channel).
4. Adjust VR401 for the left channel (VR402 for the right channel) so that the voltage at the test point above is $0 \pm 0.5\text{mV}$.
5. Disconnect TP400 from ground, leave it floating.
6. Check that the voltage at TP501 and TP502 is $0 \pm 4\text{mV}$.



2) ADC MSB Adjustment

1. Use a signal generator to feed a 1 kHz, -7dBV (0.45V) signal to ANALOG IN.
2. Adjust VR403 (left channel) and VR404 (right channel) for a minimum distortion rate at the monitor outputs of ANALOG OUT. (Reference distortion rate of about 0.01% or lower)
3. Lower the input level by 20 dB and check that the output level drops to $-20\text{dB} \pm 0.3\text{dB}$ from -7dBV (0.45V).



8. Tape Begin/End Detection Sensitivity Adjustment

1. Load a 5% transparency tape into the mechanism.
2. Connect BOT (pin ⑥ of J13) to the oscilloscope and adjust VR203 so that the output is 3.5V.
3. Connect EOT (pin ⑥ of J14) to the oscilloscope and adjust VR202 so that the output is 3.5V.

■ TERMINAL FUNCTION OF IC

• IC102 (SAQ0002-1): DEM

Pin No.	Mark	I/O	Function
1	DIG-I	I	This terminal inputs the digital signal.
2	SIDSH	I	This terminal inputs the shift clock signal for the sub-code ID.
3	SIDDA	I/O	This terminal inputs and outputs the serial data for the sub-code ID.
4	MID-S	I	This terminal inputs the shift clock signal for the main ID.
5	MID-D	I/O	This terminal inputs and outputs the serial data for the main ID data.
6	MICONW	I	This terminal inputs the writing request signal for the PACK data from the microcomputer.
7	MICONR	I	This terminal inputs the reading request signal for the PACK data from the microcomputer.
8 } 11	PD0 } PD3	I/O	These are buses of the PACK data for the microcomputer (LSB~).
12	GND	I	For ground connection
13 } 16	PD4 } PD7	I/O	These are buses of the PACK data for the microcomputer (~MSB).
17 } 26	ADR0 } ADR9	O	These are addresses of the sub-code RAM.
27	R-WE	O	This terminal outputs the enable signal to write the sub-code RAM.
28	R-OE	O	This terminal outputs the enable signal to output the sub-code RAM.
29	NC	—	No connection
30 } 37	MD7 } MD0	I/O	These are buses of the sub-code RAM (LSB~MSB).
38	GND	I	For ground connection
39	C1FLAG	I	This terminal inputs the C1 flag for calculating error rate.
40 } 47	IDB7 } IDB0	I	These are internal buses of ECC (LSB~MSB).
48	ORB	I	This terminal inputs the latch pulse of output port B.
49	ORA	I	This terminal inputs the latch pulse of output port A.
50	NEXTP	I	Inputs the next page increment signal for calculating the syndrome of the sub-code.
51	SND-S	I	Inputs a signal for starting the syndrome calculating for the sub-code.

Pin No.	Mark	I/O	Function
52	DIRQT	O	Outputs the data of the main ID during recording. Outputs the writing request signal of the demodulated data during playback.
53	DEMDAT	O	Outputs a signal to latch calculated syndrome results for the sub-code during recording. Outputs the demodulated data of pin. 8-10 during playback.
54	DREST	O	Outputs a signal to clear the register for the syndrome calculation of the sub-code during recording. Outputs a signal to clear the data symbol counter in the block during playback.
55	ADLOAD	O	Outputs a signal to reset the ECC address counter of the sub-code during recording. Outputs a signal to load the block number of the playing data during playback.
56	MLACH	O	Outputs the clock signal for syndrome calculation of the sub-code during recording. Outputs the latch clock signal of 8 bits of playing data during playback.
57	DCP	O	Outputs the shift clock signal of the main ID during recording. Outputs the shift clock signal of the playing data during playback.
58	CDCP	O	Outputs the data of the digital IN during recording. Outputs the shift clock signal of ID code during playback.
59	V _{CC}	I	For connection to +5V.
60	GND	I	For ground connection.
61	TEST	I	Inputs the control signal of external access to the sub-code RAM.
62	PCMMAD	I	Inputs the window signal to calculate C1 of the sub-code.
63	SUBOE	I	Input the latch signals of sub-code datas SD7~SD0 during recording.
64 ┆ 71	SD7 ┆ SD0	O	These are data buses of the sub-code (LSB~MSB).
72	DEMCOD	I	Inputs the NPZI-demodulated playback signal by PLL.
73	PLLCP	I	Input the shift clock signal of the DEM code.
74	D-DATA	I	Inputs the data for D/A.
75	D-SIFT	O	Outputs the shift clock signals for D/A and A/D.
76	D-LOAD	O	Outputs the load clock signals for D/A and A/D.
77	LR2	O	Outputs the double-length clock signal of L/R channels (96kHz).
78	LSRR	O	Outputs the switching signal of L or R channel (48kHz). At "High" level...left channel At "Low" level...right channel
79	LR4	O	Outputs the quadruple-length signal of L/R channel (192kHz).
80	D-FLAG	I/O	This terminal is for output and input of the error flag of digital signal.
81	H-SW	I	Inputs the PG of the drum.
82	FS-SIF	I	Inputs the shift clock signal of the FS-DAT.

Pin No.	Mark	I/O	Function
83	FS-SYN	I	For identification of the FS-DAT. At "Low" level...Control data At "High" level...level meter data
84	FS-DAT	I/O	Inputs the control data (recording or playback and so on) and outputs the level meter data.
85	GND	I	For ground connection.
86	CXAI	I/O	Crystal terminal (12.288MHz)
87	CXAO		
88	CXBI	I/O	Crystal terminal (11.2896MHz)
89	CXBO		
90	VCOIN	I	Inputs the PLL clock signal for digital input.
91	VCOA	O	Outputs the PLL phase comparison signal for digital input. (A)
92	VCOB	O	Outputs the PLL phase comparison signal for digital input. (B)
93	DIG-O	O	Outputs the digital signal.
94	FRAME	O	Outputs the frame signal of the playback signal.
95	MSYNC	O	Outputs the synchronous detection signal of the playback signal.
96	IDP	O	Outputs a signal for the parity check of the ID code.

• IC101 (SAQ0001-2): DSP

Pin No.	Mark	I/O	Function
1 ┆ 8	SD0 ┆ SD7	I	Inputs the data of the sub-code (LSB~MSB).
9	SUBOE	O	Outputs the latch clock signal of the sub-code data.
10	SUBMAD	O	Outputs the window signal to calculate C1 of the sub-code.
11	FCH	O	Output a signal of 9.408MHz.
12	GND	I	For ground connection.
13	CDCP	I	Inputs the digital data during recording. Inputs the shift clock signal of the ID code during playback.
14	DCP	I	Inputs the shift clock signal of the main ID during recording. Inputs the shift clock signal of the playing data during playback.
15	ADRLOA	I	This is a block address and inputs the load signal of the ID code.
16	DEMDAT	I	Outputs the serial data of 8 bits of playing data.

Pin No.	Mark	I/O	Function
17	DIRQT	I	Inputs the serial data of the main ID during recording. Inputs the write request signal of the playing data.
18 } 25	IDB7 } IDB0	I	These are internal buses of ECC (LSB~MSB).
26 } 33	DB7 } DB0	I/O	Data buses (LSB~MSB).
34	ORBCP	I	Inputs the latch clock signal of ECC output port B.
35	ORACP	I	Inputs the latch clock signal of ECC output port A.
36	WRQT	I	Inputs the write request signal from the GLU.
37	RRQT	I	Inputs the read request signal from the GLU.
38	GND	I	For ground connection.
39	TEST	I	This is the terminal for IC test. Normally this is for ground connection.
40	NEXT	I	For syndrome calculation. Inputs the page increment signal.
41	SNDSTT	I	Inputs a signal to start syndrome calculation.
42	PQKIR	O	Outputs the switching signals of the C1 and C2.
43	MUTEIN	I	Inputs the muting signal of the digital data.
44	GLUR	O	Outputs a signal to reset the ECC program counter.
45	HFCH	O	Outputs the system clock signal of the ECC.
46	SSHIF	O	Outputs the clock signal for the syndrome calculation.
47	SLATCH	O	Outputs the latch clock signal for the results of the syndrome calculation.
48	PQRST	O	Outputs the reset pulse of the syndrome register.
49	INACP	O	Outputs the latch signal for input port A.
50 } 58	A0 } A8	O	These are the output terminals for memory addresses.
59	V _{CC}	I	To be connected to +5V.
60	GND	I	For ground connection.
61	RAMWE	O	Outputs the write enable signal for memory.
62 } 64	A9 } A11	O	These are the output terminals for memory addresses.
65	RAMOE	O	Outputs the output enable signal for memory.

Pin No.	Mark	I/O	Function
66	A12	O	These are output terminals for memory addresses.
67	A13	O	
68	VCOPL	I	Not used, open.
69	PLL4	O	Not used, open.
70	PLL3	O	Not used, open.
71	PLL2	O	Not used, open.
72	PLL1	O	Not used, open.
73	PLLD	O	Not used, open.
74	PLLC	I	
75	EXOR	O	Outputs the PLL phase comparison signal for the master clock.
76	CK28M	I	Inputs a signal of 28.224 MHz generated by PLL.
77	HEACH	O	Outputs the switching signal for the head amplifier.
78	PBSG	I	Inputs the playback signal.
79	RCSG	O	Outputs the recording signal.
80	TSCK	O	Outputs the drum PG synchronization signal of 33.33Hz.
81	LEVDA	I/O	Inputs the serial control data and outputs the serial level meter data.
82	LEVSF	I	Inputs the enable signal of the control data.
83	LEVSY	I	Inputs the shift clock signal of the control data.
84	HSW	I	Inputs the drum PG signal.
85	GND	I	For ground connection.
86	ATFMAD	O	Outputs the ATF ID signal of 130kHz.
87	SEGCP	O	Outputs the segment clock signal of 66.66Hz.
88	DFLAG	I/O	This is the terminal for error flag of digital signal.
89	MUTE	O	Outputs the muting signal of the D/A converter. (Not used, open)
90	ADDAT	I	Inputs the A/D data.
91	LR	I	Outputs the switching signal to L or R channel.
92	DLOAD	I	Outputs the data load clock signals for D/A and A/D.
93	DSIFT	I	Outputs the data shift clock signals for D/A and A/D.
94	DADAT	I	Outputs the D/A data.
95	PLLCP	O	Not used, open.
96	DEMCOD	O	

• IC103 (SAQ0003-1): ECC

Pin No.	Mark	I/O	Function
1 } 8	IDB0 } IDB7	I/O	These are for ECC internal busses (LSB~MSB).
9	GND	I	For ground connection.
10	GND		
11	NC	—	No connection.
12	S-RST	I	This is the input terminal to reset the program counter of the sub-code.
13	S-DF1	I	Inputs the done flag 1 signal of the sub-code.
14	S-DF2	I	Inputs the done flag 2 signal of the sub-code.
15	S-CLR	I	This is the input terminal to clear the syndrome register of the sub-code.
16	S-LACT	I	Inputs the latch clock signal for the results of the syndrome calculation of the sub-code.
17	S-SCLK	I	Inputs the clock signal for syndrome calculation of the sub-code.
18 } 25	SDB0 } SDB7	I	Input the sub-code data (LSB~MSB).
26	SST1	O	For output of the ST-1 signal of the sub-code (not used, open).
27 } 30	TD0 } TD3	O	For output test (not used, open).
31 } 38	TD4 } TD11	O	For output test (not used, open).
39	TEST	O	For IC test (these are normally for ground connection).
40	TDS-A		
41	TDS-B		
42	NC	—	No connection.
43 44 45 46 47	IBS-A IBS-B IBS-C IBS-D IBS-E	O	For output test of the internal bus select signal.
48	PQ2	I	Inputs the recording and playback signals.
49	V _{CC}	I	To be connected to +5V.

Pin No.	Mark	I/O	Function
50	GND	I	For ground connection.
51	GND		
52	SUB1	I	Inputs the select signal of the sub code.
53	SUB2	I	Normally to be connected to +5V or for input of the select signal of the sub-code.
54	PQ1	I	Inputs C1 area signal of the sub-code.
55	PG	I	Normally to be connected to +5V or for input the gate control signal for the parity calculation.
56	INA-CP	I	Inputs the latch pulse to input port A.
57	CLR	I	This is the input terminal to reset the register for the syndrome calculation.
58	LATC	I	Inputs the latch signal for the results of the syndrome calculation.
59	SCLK	I	Inputs the clock signal for the syncrome calculation.
60	CK	I	Inputs the system clock signal.
61	RST	I	This is the input terminal to reset the ECC program counter.
62	DF-1	I	Inputs the termination signal of the syndrome calculation.
63	DF-2	I	Inputs the C1 and C2 switching signals.
64	ST0	O	This is the output terminal to start the syndrome calculation.
65	ST1	O	This is the output terminal for the page increment of the syndrome calculation.
66	ST2	O	Outputs the memory read request signal.
67	ST3	O	Outputs the memory write request signal.
68	ST4	—	Not used, open.
69	ST5	O	Outputs the results of C1 check.
70	ORA	O	Outputs the latch clock signal of output port A.
71	ORB	O	Outputs the latch clock signal of output port B.
72	ORC	O	Outputs the latch clock signal of output port C.
73 } 80	DB0 } DB7	I	Input the data of LSB~MSB.

• IC106 (MN18982SDJ1): SBP

Pin No.	Mark	I/O	Function
1	V _{SS}	I	For ground connection.
2 } 9	SPDT0 } SPDT7	I/O	These are addresses and data buses.
10	NSPSTB	I	Inputs the strobe signal for signal processing.
11	OFSCP	I	—
12	NSPRDY	O	This is the output terminal for the data transfer.
13	SBPTST	—	Not used, open.
14	TRK1	I	Inputs the ATF synchronization data.
15	FLGCK	O	Outputs the strobe pulse.
16	FLGDA	O	PACK OK, undetected PCMID and PND, SUBID valid, PLL data, SID OK and speed mode.
17	TEST	O	Outputs the control signal of external access to the sub-code RAM.
18	CLEAN	O	—
19	NREC	O	Outputs the high level signal during playback and outputs the low level signal during recording.
20	DSCP	O	—
21	TXD	—	Not used, open.
22	RXD		
23	TRCLK		
24	TCIQ		
25	IRQB	I	FS select terminal.
26	NSPCS	I	Inputs the chip select signal for the signal processing.
27	$\overline{\text{EX1}}$	—	For control of the chip extension (not used, open).
28	$\overline{\text{EX2}}$		
29	7MCK	I	Input the master clock signal of 7.056MHz.
30	OSC2	—	Not used, open.
31	RST	I	Inputs the reset signal.
32	VDD	I	For power connection.
33 } 40	SBPD0 } SBPD7	O	Output signals to set the muting.
41	HSW	I	Inputs the head switching signal.

Pin No.	Mark	I/O	Function
42	TSCK	I	Inputs the drum PG synchronization signal of 33.33Hz.
43	SEGCP	I	Inputs the segment clock of 66.66Hz.
44	DLOCK2	—	—
45	LEVSY	O	Outputs the control data enable signal.
46	LEVSF	O	Outputs the control data shift clock signal.
47	LEVDA	I/O	Inputs the serial control data and outputs the serial level meter data.
48	DFSSEL	O	Outputs the FS select signal.
49 } 56	PD0 } PD7	I/O	These are the terminals for the PACK data busses for computer (LSB~MSB).
57	PLDT	O	—
58	PLCK	O	Outputs the clock signal.
59	MICONR	O	Outputs the PACK data read request signal.
60	MICONW	O	Outputs the PACK data write request signal.
61	SIDSH	O	Outputs the shift clock signal of the sub-code ID.
62	SIDDA	I/O	Inputs and outputs the serial data of the sub-code ID.
63	MID-S	O	Outputs the shift clock signal of the main ID.
64	MID-D	I/O	Inputs and outputs the serial data of the main ID.

• IC105 (MN53020SDF): IFGA

Pin No.	Mark	I/O	Function
1 } 7	SBPD1 } SBPD7	I	Input signals to set the muting.
8	DLOCK2	—	—
9	DFSSEL	I	FS select terminal.
10	SVDD	I	To be connected to +5V.
11	PLDT	I	—
12	SV _{SS}	I	For ground connection.
13	PLCK	I	Inputs the clock signal.
14	MCW	I	Inputs the PACK data write request signal.
15	OFSCP	O	—
16	CLREN	I	—

Pin No.	Mark	I/O	Function
17	NREC	I	Inputs the high level signal during playback and inputs the low level signal during recording.
18	DSCP	I	—
19	MCK7	O	Outputs the master clock signal.
20	NBLK	O	Outputs the signal that detects the signalless mode.
21	BLKSEL	I	Inputs the switching signal of the non-recorded segment level. (At -60dB level, this signal will be inputted at high.) (At -40dB level, this signal will be inputted at low.)
22	APR	I	Inputs the switching signal of the recording and playback of the amplifier.
23	NRST2	I	Connects the +5V power terminal for the reset signal.
24	MCK3R5	O	Outputs the master clock signal for the panel control of the microcomputer.
25	SVSGCP	O	Outputs the SEGCP signal of 66.66Hz.
26	SP2	I	Inputs the sample hold control signal.
27	SRPR	O	Outputs the switching signal of the recording and playback. (At a "High" level...recording) (At a "Low" level...playback)
28	TEST 1	I	For input test (normally for ground connection).
29	TEST 2		
30	TEST 3		
31	GND	I	For ground connection.
32	TP1	I	For input test (not used, open).
33	VDD2	I	To be connected to +5V.
34	TP2	I	For input test (not used, open).
35	TP3		
36	PLL VAR	O	—
37	PLL18M	I	—
38	ADD	I	Inputs the A/D data.
39	DFD	O	Outputs the D/A data.
40	DSM	O	Outputs the switching signal of the D/A parallel R/L channels. At a "High" level...right channel
41	DOD	O	Outputs the digital data signal.
42	DID	I	Inputs the digital data signal.
43	ADDAT	O	Outputs the A/D data.
44	DADAT	I	Inputs the D/A data.

Pin No.	Mark	I/O	Function
45	TIDP	O	Outputs terminal for the flag counter (not used).
46	MCK28	I	Input a signal of 28.224 MHz generated by the PLL.
47	MEACH	I	Inputs the switching signal for the head amplifier.
48	LR2	I	Outputs the double-length clock signal of L/R channels (96kHz).
49	LR	I	Outputs the switching signal of L or R channel (48kHz). (At "High" level...left channel) (At "Low" level...right channel)
50	SEGCP	I	Inputs the segment clock signal of 66.66Hz.
51	HSW	I	Inputs the drum PG signal.
52	GND	I	For ground connection.
53	DSIFT	I	Inputs the shift clock signal of the A/D and D/A data.
54	SVDD	I	To be connected to +5V.
55	TSCK	I	Inputs the drum PG synchronization signal of 33.33Hz.
56	HFCH	I	Inputs the ECC system clock signal.
57	CDCP2	O	Outputs the digital data during recording. Outputs the ID code shift clock signal during playback.
58	DREST	I	This is the input terminal to clear the syndrome calculation register of the sub-code during recording. Inputs the signal to clear the data symbol counter in the block during playback.
59	DCP	I	Inputs the shift clock signal of the main ID code during recording. Inputs the 8-bit latch clock signal of the playback data.
60	CDCP 1	I	Inputs the digital data during recording. Inputs the shift clock signal of the ID code during playback.
61	D-LOAD	I	Inputs the load clock signal for the D/A and A/D data.
62	DSYNC	I	Inputs the quadruple-length signal of L/R channel (192kHz).
63	VCDIV	O	Outputs the PLL clock signal for the digital input.
64	DIG0	I	Inputs the digital signal.
65	MSYNC	I	Inputs the synchronous detection signal of the playback signal.
66	IDP	I	Inputs a signal for the parity check of the ID code of the playback signal.
67	DIG1	O	Outputs the digital signal.
68	MICOMW	O	Outputs the PACK data write request signal.
69	SOE	I	Inputs the RAM input enable signal of the sub-code.
70	SWE	I	Inputs the RAM write enable signal of the sub-code.

Pin No.	Mark	I/O	Function
71	SAD 9	I	These are the sub-code RAM addresses (~MSB).
72	SAD 8		
73	VDD	I	To be connected to +5V.
74	SAD 7	I	This is a sub-code RAM address.
75	GND	I	For ground connection.
76 } 82	SAD6 } SAD0	I	These are sub-code RAM addresses (LSB~).
83	D24M	I	Inputs the PLL clock signal for the digital input.
84	SBPD 0	I	Inputs a signal to set the muting.

• IC107 (MN188322SDK1): SYSTEM CONTROL

Pin No.	Mark	I/O	Function
1 } 3	NC	—	Not used.
4	RFENV	I	Inputs the envelope signal for detection of the tape end and beginning.
5	NBLK	I	Inputs the signal that detects the signalless mode.
6	NCYLOK 0	I	Input the cylinder lock signal.
7	NCYLOK 1		
8	CAPER	I	Inputs commands for the rotation direction of the capstan servo.
9	NCAPLOK	I	Inputs the capstan lock signal.
10 } 12	TH3 } TH1	I	Inputs the tape hole detection signal.
13	NC	—	Not used, open.
14	NC		
15 } 17	TH6 } TH4	I	Inputs the tape hole detection signal.
18	NCAPSL	O	Outputs the latch signal for the capstan servo.
19	NRELSL	O	Outputs the latch signal for the reel servo.
20	CY GAIN	O	Outputs the gain down control signal of the cylinder servo.
21	RLTLK	O	This is the output terminal to control the speed and phase of the capstan servo.

Pin No.	Mark	I/O	Function
22	NC	—	Not used, open.
23	M MOD	O	Output signals to control the rotation speed and direction of the mode and cassette loading motors.
24	M FWD		
25	M REV		
26	GND	I	For ground connection.
27	NC	—	Not used, open.
28	NRST 1	I	Inputs the reset signal at a low level.
29 } 34	NC	—	Not used.
35	BOT	I	Inputs the tape beginning detection signal.
36	EOT	I	Inputs the tape end detection signal.
37	OPEN	I	Inputs the open/close detection signal.
38	CLOSE		
39	DEW	I	Inputs the detection signal for the dew sensor.
40 } 42	MMOD 2 } MMOD 0	I	Input the tape mode detection signal.
43	NPRDY	I	Inputs the transfer command of the data from the panel control.
44	7 MCK	I	Inputs the master clock signal.
45	NC	—	Not used, open.
46	V _{SS}	I	For ground connection.
47	NC	—	Not used, open.
48	NC		
49	V _{DD}	I	To be connected to +5V.
50	NPMUT	I	Inputs the power mute signal.
51	RLFGTU	I	Inputs the FG pulse of the take-up reel.
52	RLFGSU	I	Inputs the FG pulse of the supply reel.
53 } 59	SPDT 7 } SPDT 1	I/O	These terminals are addresses and data buses.
60 } 65	NC	—	Not used.

Pin No.	Mark	I/O	Function
66	SPDT 0	I/O	Address and data bus.
67 ┆ 70	NC	—	Not used, open.
71	TRCLK	I/O	For input and output of the serial data.
72	RXD	I	Inputs the serial data.
73	TXD	O	Outputs the serial data.
74	NSPSTB	O	Outputs the strobe signal for signal processing.
75	NSPCS	O	Outputs the chip select signal for signal processing.
76	RST OUT	O	Outputs the reset signal.
77	NC	—	Not used, open.
78	INH (COPY)	I	For ground connection.
79	DRECFS	I	FS select terminal.
80	ARECFS	I	Sampling frequency select terminal.
81	NSPRDY	I	Inputs the data transfer command.
82	NC	—	Not used, open.
83	TP	O	Outputs the track pitch signal.
84	AF REC	—	Not used, open.
85	SRVMD	O	Outputs the data of the servo mode.
86	SPEMSK	O	Outputs the data of the PCM playback.
87	NC	—	Not used, open.
88	RHHET	O	Outputs the signal to turn on the heater.
89	AR/P	O	Outputs the recording/playback switching signal of the amplifier.
90	SG MTG	O	Outputs the signal to set the muting.
91 ┆ 96	NC	—	Not used.
97	ATT	O	Outputs the attenuator signal:
98	BLKSEL	O	Outputs the switching signal of the non-recorded segment level. (At -60dB level, this signal will be inputted at high.) (At -40dB level, this signal will be inputted at low.)
99	NC	—	Not used.
100	NEMP	O	Outputs the emphasis signal.

Pin No.	Mark	I/O	Function
101 • 102	NC	—	Not used.
103 ┆ 108	SRVDT 5 ┆ SRVDT 0	O	Output the summed data of the reel FG speed.
109	V _{DD}	I	To be connected to +5V.
110 ┆ 118	NC	—	Not used, open.
119	V _{SS}	I	For ground connection.
120	TSCK	I	Inputs the timing clock signal of 33.33Hz.
121	HSW	I	Inputs the head switching signal of 33.33Hz.
122 ┆ 124	NC	—	Not used.

• IC104 (MN52080SDH): MAIN SERVO

Pin No.	Mark	I/O	Function
1	V _{SS}	I	For ground connection.
2	CYFG	I	Inputs the signal of the cylinder FG (40 pulses/rev).
3	RLFGT	I	Inputs the signal of the take-up reel FG (40 pulses/rev).
4	RLFGS	I	Inputs the signal of the supply reel FG (40 pulses/rev).
5	CPFG 2	I	Inputs the signal of the capstan FG (250 pulses/rev).
6	FILSL 0	O	Outputs the control signal of the capstan motor driving.
7	FILST 1	—	Not used, open.
8	CPFG 1	I	Inputs the signal of the capstan FG (250 pulses/rev).
9	CYPG 1	I	Inputs the signal of the cylinder PG (1 pulse/rev).
10	V _{DD}	I	To be connected to +5V.
11	NC	—	Not used, open.
12	V _{SS}	I	For ground connection.
13	TC	—	Not used, open.

Pin No.	Mark	I/O	Function
14	SP1	O	Output the sample hold control signal.
15	SP2		
16	SPE		
17	SRVDL	O	Outputs the signal to connect the ATF circuit.
18	SYNC	I	Inputs the RF detection signal.
19	ATFWDN	O	Outputs the data about the ATF area.
20	NC	—	Not used, open.
21	V _{DD}	I	To be connected to +5V.
22	V _{SS}	I	For ground connection.
23	TSTEN	—	Not used, open.
24 }	TSTSL 0 }	—	Not used, open.
26	TSTSL 2		
27	ATFSL	—	Not used, open.
28	NC	—	Not used, open.
29	NC		
30	NC		
31	V _{SS}	I	For ground connection.
32	NC	—	Not used, open.
33	V _{DD}	I	To be connected to +5V.
34	NC	—	Not used, open.
35	SP2D	O	Outputs the sample hold control signal.
36	ROT	I	Input the ROT (SEGCP) of 66.66Hz.
37	CLK	I	Inputs the system clock signal of 9.408MHz.
38	ROT 2	I	Inputs the 1/2 ROT of 33.33Hz.
39	HSW	O	Outputs the head switch signal of 33.33Hz.
40	TRK 1	O	Outputs the synchronous data of the ATF.
41	OROT 2	—	Not used, open.
42	V _{DD}	I	To be connected to +5V.
43	V _{SS}	I	For ground connection.
44	NRLSL	I	Inputs the SRVD latch command of the reel.
45	NCPSL	I	Inputs the SRVD latch command of the capstan.

Pin No.	Mark	I/O	Function
46 }	SRVD 0 }	I	Input the summed data of the reel FG speed.
51	SRVD 5		
52	V _{SS}	I	For ground connection.
53	NLNROK	—	Not used, open.
54	V _{DD}	I	To be connected to +5V.
55	NCPK	O	Outputs the data of the capstan lock.
56	CAPER	O	Outputs the data of the rotation direction of the capstan.
57 }	NCYK 1 }	O	Outputs the data of the cylinder lock.
58	NCYK 0		
59	SPEMSK	I	Inputs the data of the PCM playback.
60	SRVMD	I	Inputs the switching signal of the CAP servo mode.
61	TPH	I	Inputs a signal for the track pitch. (At a "High" level...13.6μm At a "Low" level...20.4μm)
62	NRST 2	I	Inputs the reset signal at a low level.
63	V _{DD}	I	To be connected to +5V.
64	V _{SS}	I	For ground connection.
65	NC	—	Not used, open.
66 }	SNVLD 0 }	—	Not used, open.
67	SNVLD 1		
68	NC	—	Not used, open.
69	TSTCLK	I	For input test (normally for ground connection).
70 }	TEST 0 }	I	For input test (normally for ground connection).
72	TEST 2		
73	V _{DD}	I	To be connected to +5V.
74	NC	—	Not used, open.
75	V _{SS}	I	For ground connection.
76	TEST P	I	For input test (normally for ground connection).
77	TEST S	O	This is the input terminal of the signal to switch to the cut-off frequency for the compensating circuit when the capstan servo rotates slowly.
78	COSL	O	
79	TL	O	Outputs the torque limit signal of the capstan motor.
80	CAPED	O	Outputs the command for the rotation direction of the capstan.

Pin No.	Mark	I/O	Function
81	PWMCAP	O	Outputs the 73.5kHz PWM of the capstan motor.
82	CYLED	O	Outputs the command for the rotation direction of the cylinder.
83	PWMCYL	O	Outputs the 73.5kHz PWM of the cylinder motor.
84	V _{DD}	I	To be connected to +5V.

• IC201 (AN8320S): SUB-SERVO & ATF

Pin No.	Mark	I/O	Function
1	CAPFG 1	O	Outputs the capstan FG signal.
2	CAPFG 1	I	Inputs the capstan FG signal (250 pulses/rev).
3	NFC	I	This is the input terminal to connect with the condenser of the NF loop.
4	CYLDPG	O	Outputs the cylinder PG signal (1 pulse/rev).
5	PGWA	I	This is the input terminal to connect with the VR for adjustment of the pulse width of the PG signal.
6	CYLPG	I	Inputs the cylinder PG signal (1 pulse/rev).
7	GND	I	For ground connection.
8	SVRF	I	Inputs the envelope detection signal.
9	CDD	I	This is the input terminal for connection with the detection circuit for the pilot signal's peak.
10	PD0	O	Outputs the detection signal for the pilot signal's peak.
11	PD1	I	Inputs the detection signal for the pilot signal's peak.
12	SP1	I	Inputs the sample hold control signal.
13	SP2		
14	Vspe	I	Inputs the reference voltage for the detection circuit of the difference of the pilot voltages.
15	SPE	I	Inputs the sample hold control signal.
16	GSH	I	Input terminal for connection with the condenser in the detection circuit for the peak voltage of the pilot signal.
17	ATFTER	O	Outputs the ATF control signal.
18	NFC	I	This is the input terminal to connect with the condenser of the NF loop.
19	VCC 1	I	To be connected to +5V.
20	SRVDL	I	This is the input terminal to connect with the ATF circuit.
21	NC	—	Not used, open.

Pin No.	Mark	I/O	Function
22	Vref	I	This is the input terminal to set the reference voltage.
23 24 25 26	NC	—	Not used, open.
27	CYLDFG	O	Outputs the cylinder FG signal (40 pulses/rev).
28	CYLDFG	I	Inputs the cylinder FG signal (40 pulses/rev).
29	CYLDFG	O	Outputs the cylinder FG signal (40 pulses/rev).
30	CYLFG	I	Inputs the cylinder FG signal (40 pulses/rev).
31	STNDBY	I	To be connected to +5V.
32	RLFGT	I	Inputs the take-up reel FG signal (40 pulses/rev).
33	RLFGT	O	Outputs the take-up reel FG signal (40 pulses/rev).
34	RLFGT	I	Inputs the take-up reel FG signal (40 pulses/rev).
35	RLDFGT	O	Outputs the take-up reel FG signal (40 pulses/rev).
36	RLDFGS	O	Outputs the supply reel FG signal (40 pulses/rev).
37	RLDFGS	I	Inputs the supply reel FG signal (40 pulses/rev).
38	RLFGS	O	Outputs the supply reel FG signal (40 pulses/rev).
39	RLFGS	I	Inputs the supply reel FG signal (40 pulses/rev).
40	V _{CC} 2	I	To be connected to +5V.
41	CAPFG 2	O	Outputs the capstan FG signal (250 pulses/rev).
42	CAPFG 2	I	Inputs the capstan FG signal (250 pulses/rev).
43	CAPFG 2	O	Outputs the capstan FG signal (250 pulses/rev).
44	CAPFG 2	I	Inputs the capstan FG signal (250 pulses/rev).
45	CAPDFG 2	O	Outputs the capstan FG signal (250 pulses/rev).
46	CAPFIL	I	Inputs the control signal for the capstan motor driving.
47	CAPDFG 1	O	Outputs the capstan FG signal (250 pulses/rev).
48	CAPDFG 1	I	Inputs the capstan FG signal (250 pulses/rev).

• IC603 (M50754-430FP): PANEL CONTROL

Pin No.	Mark	I/O	Function
1	V _{SS}	I	For ground connection.
2	P27 (LEVSF)	I	Inputs the control data shift clock signal.
3	P26 (LEVDA)	I	Inputs the level meter data.
4	P25	O	This is the output terminal for the digital LED display.

Pin No.	Mark	I/O	Function
5	P24	O	This is the output terminal for the analog LED display.
6 } 9	P23 } P20	I	Input the key-return signal.
10	NC	—	Not used.
11	NP RDY	O	Outputs the ready signal.
12	NTRCLK	I/O	Inputs and outputs the clock signal of the serial data.
13	RXD	O	Sends the serial data.
14	TXD	I	Receives the serial data.
15 } 18	P33 } P30	O	Outputs the signals for LED displays. (P33: edit display P32: pause display P31: recording display P30: playback display)
19	INT 1	I	Inputs the remote control signal.
20	INT 2 (LEVSY)	I	Inputs the control data enable signal.
21	CNV _{SS}	I	For ground connection.
22	RESET	I	Input the reset signal at a low level.
23	NC	—	Not used, open.
24	X _{IN} (MCK3R5)	I	Inputs the master clock signal.
25	X _{OUT}	O	Not used, open.
26	NC	—	Not used, open.
27	X _{CIN}	I	For ground connection.
28	X _{COU} T	O	Not used.
29	X _{SS}	I	For ground connection.
30	NC	—	Not used, open.
31 } 34	P57 } P54	I	Input the key-return signal.
35	VP	I	To be connected to -27V.
36 . 37	P51 . P50	O	Output the signal for the display tube.
38 } 45	P17 } P10	O	Output the signal for the display tube.
46	NC	—	Not used, open.

Pin No.	Mark	I/O	Function
47 } 54	PO7 } PO0	O	Output the signal for the display tube.
55 } 62	P47 } P40	O	Output the signal for the display tube.
63 . 64	V _{CC}	I	To be connected to +5V.
65	V _{SS}	I	For ground connection.
66 } 71	P65 } P60	O	Output the signal for the key scan and the display tube.
72	NC	—	Not used, open.

• IC502 (MN53010PEH): SERIAL/PARALLEL CONVERTER

Pin No.	Mark	I/O	Function
1	WCO	O	Outputs the word clock of DALO, DBLO, DARO, and DBRO.
2	DARO	O	Outputs the data on the positive side of the right channel.
3	DBRO	O	Outputs the data on the negative side of the right channel.
4	RST	O	This is the output terminal to reset the outputted data to zero.
5	SVDD	I	To be connected to +5V.
6	SVSS	I	For ground connection.
7	F2DAC	I	At a "High" level, this terminal inputs the 2 DAC signal of 18 bits. At a "Low" level, this inputs the 2 DAC signal of 17 bits.
8	FLOAT	I	At a "High" level, this inputs the 4 DAC signal of 18 bits. At a "Low" level, this inputs the 4 DAC signal of 17 bits.
9	PHASE	I	At a "High" level, this inputs a signal to invert the phase. At a "Low" level, this inputs a signal for normal phase.
10	LRCK	I	This is the input terminal of the inverter signal.
11	NLRCK	O	This is the output terminal of the inverted input signal of Pin 10.
12	SIN	I	This is the data input terminal.
13	WCI	I	This is the input terminal of the word clock of the input data.
14	BCI	I	This is the input terminal of the bit clock of the input data.
15	V _{SS}	I	For ground connection.
16	NC	—	Not used.


Pin No.	Mark	I/O	Function			
17	VDD2	I	To be connected to +5V.			
18	SHL	I	Inputs the deglitcher signal of the right channel.			
19	SHL	I	Inputs the deglitcher signal of the left channel.			
20 31	NC	—	Not used.			
32 33	NTEST 1 NTEST 2	I	Normal mode (delay: 180ms)	Test mode (delay: 1.45ms)	Test mode (delay: 0.73ms)	Test mode (delay: 0ms)
			H H	L H	H L	L L
34	NTEST 3	I	This is the input terminal to clear the internal flip-flop at a "Low" level. At a "High" level...Normal mode.			
35	DALO	O	Outputs the data on the positive side of the left channel.			
36	DBLO	O	Outputs the data on the negative side of the left channel.			
37	VDD	I	To be connected to +5V.			
38	V _{ss2}	I	For ground connection.			
39	NC	—	Not used, to be connected to ±5V.			
40	GAIN	O	This is the output terminal of the gain switching signal. At a "High" level...Big signal of 0~-12dB At a "Low" level...Small signal less than -12dB.			
41	SH	O	This is the output terminal of the deglitcher signal. At a "High" level...sample. At a "Low" level...hold.			
42	BCO	O	This is the output terminal of the bit clock of the output data.			


• IC426 (SM5805P): DIGITAL FILTER

Pin No.	Mark	I/O	Function	
1	CKIN	I	This is the input terminal of the clock signal that is a basis of the system clock.	
2	$\overline{\text{CKSE}}$	I	This is the input terminal of the signal for the rate of the frequency division. (At a "High" level or when this terminal is open...f CKIN=256fs) (At a "Low" level...f CKIN=192fs)	
3	WDCK	I	This is the input terminal of the dual-rate clock signal (2fs).	
4	DINL	I	Inputs the left-channel data.	When the serial data of the right and left channels, both terminals are short-circuited.
5	DINR	I	Inputs the right-channel data.	
6	$\overline{\text{IPARA}}$	I	This is the input terminal of the signal for the timing of the input data word. (At a "High" level or when this terminal is open ...LR serial) (At a "Low" level...LR parallel)	
7	$\overline{\text{ILSB}}$	I	This is the input terminal to select the order of the input data bits. (At a "High" level or when this terminal is open ...MSB is the first) (At a "Low" level...LSB is the first.)	

Pin No.	Mark	I/O	Function	
8	IBCK	I	Inputs the bit clock signal of the input data.	
9	IBO	O	This is the output terminal of the bit clock for the internal input data.	
10	$\overline{\text{IBPOL}}$	I	This is the input terminal to select the polarity of the bit clock for the bit clock.	
11	$\overline{\text{U/O}}$	I	This is the input terminal to select the decibel meter or interpolater operation mode. At a "High" level or when this terminal is open...the decibel meter operates in the recording mode. At a "Low" level...the interpolater operates in the playback mode.	
12	LRCK	I	This is the input terminal of the clock signal of the basic sample rate (fs).	
13	$\overline{\text{LRPOL}}$	I	This is the input terminal to select the polarity of the LRCK. At a "High" or when this terminal is open...the left channel is "Low" and the right channel is "High". At a "Low" level...the left channel is "High" and the right channel is "Low".	
14	V _{ss}	I	For ground connection.	
15	$\overline{\text{OFB}}$	I	This is the input terminal to select the form of the input data when U/O=H, or the form of the output data when U/O=L. (At a "High" level or when this terminal is open...the datas are in two's complement form.) (At a "Low" level...the datas are in offset binary form.)	
16	SH	O	Outputs the converter control signal.	The ADC control signal is out-putted when the recording mode is U/O=H. The DAC control signal is out-putted when the playback mode is U/O=L.
17	CC	O	Outputs the converter control signal.	
18	BBC	O	This is the output terminal of the bit clock for the PCM 77 Burr Brown A/D-D/A converter.	
19	$\overline{\text{OBPOL}}$	I	This is the input terminal to select the polarity of the bit clock for the output data.	
20	OBO	O	This is the output terminal of the bit clock for the internal output data.	
21	OBCK	I	This is the input terminal of the bit clock of the output data.	
22	$\overline{\text{OLSB}}$	I	This is the input to select the order of the output data bits. (At a "High" level or when this terminal is open...MSB is the first.) (At a "Low" level...MSB is the first.)	
23	$\overline{\text{OPARA}}$	I	This is the input terminal of the signal for the timing of the output data word. (At a "High" level or when this terminal is open...LR serial.) (At a "Low" level...LR parallel.)	
24	DOR	O	Outputs the data of the right channel (OPARA=L). The deglitch signal of DAC (OPARA=H).	
25	DOL	O	Outputs the data of the left channel (OPARA=L). Output the data of the left/right channel (OPARA=H).	
26	$\overline{\text{ODLY}}$	I	This is the input terminal of the signal for the timing of the output data word. (At "Low" level when this terminal is delayed.) (At "High" level when this terminal is not delayed.)	
27	OLE	O	This is the output terminal of the output data.	
28	V _{DD}	I	To be connected to +5V.	

BLOCK DIAGRAM






NOTES:
 (→): Playback signal
 (⇌): Recording signal

INTERNAL CONNECTION OF FL

Grid connection diagram.



Anode connection table.

	6 G	5 G	4 G	3 G	2 G	1 G
S1	—	-	-	program		
S2	+	-	-	absolute		
S3	-	-	-	-		
S4	start ID	-	L	1a		
S5	skip ID	analog	-	1b		
S6	48kHz	digital	-	1f		
S7	erase	auto	-	1g		
S8	44.1kHz	A	-	1c		
S9	renumber	↶	cleaning	1e		
S10	32kHz	B	dew	1d		
S11	memory	step	-	-		
S12	2a	2a	2a	2a		
S13	2b	2b	2b	2b		
S14	2f	2f	2f	2f		
S15	2g	2g	2g	2g		
S16	2c	2c	2c	2c		
S17	2e	2e	2e	2e		
S18	2d	2d	2d	2d		
S19	next	playing	sec, col.2	hour, min, col.1		
S20	3a	3a	3a	3a		
S21	3b	3b	3b	3b		
S22	3f	3f	3f	3f		
S23	3g	3g	3g	3g		
S24	3c	3c	3c	3c		
S25	3e	3e	3e	3e		
S26	3d	3d	3d	3d		
S27	number	program	counter	dB 60-0 OVER		

SCHEMATIC DIAGRAM

(Parts list on page 103 ~ 109.)

(This schematic diagram may be modified at any time with development of new technology.)

Note 1):

The voltage value and waveforms are the reference voltage of this unit measured by DC electronic voltmeter (high impedance) and oscilloscope on the basis of chassis.

Accordingly, there may arise some error in voltage values and waveforms depending upon the internal impedance of the tester or the measuring unit.

* Indicated voltage values are the values of voltage generated during playing (Test disc 1kHz, L+R, 0dB).

All voltage values shown in circuitry are DC voltage in "power on" mode.

※ Figure in < > stand for DC-voltage in record mode.
Figure in () stand for DC-voltage in playback mode.
Figure in < > stand for DC-voltage in record/playback mode.

Important safety notice:

Components identified by Δ mark have special characteristics important for safety. When replacing any of these components, use only manufacturer's specified parts.


- S702: Output level selector switch.
- $\text{---} \times \times \times \text{---}$: The flow of the record signal.
- $\text{---} \times \times \times \text{---}$: The flow of the playback signal.

Caution!


IC and LSI are sensitive to static electricity. Secondary trouble can be prevented by taking care during repair.

- Cover the parts boxes made of plastics with aluminum foil.
- Ground the soldering iron.
- Put a conductive mat on the work table.
- Do not touch the pins of IC or LSI with fingers directly.


A INPUT/OUTPUT CIRCUIT/C OUTPUT LEVEL SELECTOR C





UNIT/C OUTPUT LEVEL SELECTOR CIRCUIT/D HEADPHONES CIRCUIT



• E AUDIO CIRCUIT / F REC LEVEL & BALANCE CONTROL CIRCUIT







• G SIGNAL PROCESSING • SYSTEM CONTROL • MAIN SERVO CIRCUIT / H P.B. CLOCK CIRCUIT

Note 2):

- S701: Sampling frequency selector switch.
- S703: FS selector switch.
- [Symbol]: The flow of the record signal.
- [Symbol]: The flow of the playback signal.

A

B


C

D

E

F

G



G SIGNAL PROCESSING • SYSTEM CONTROL • MAIN SERVO CIRCUIT

Note 2):

- S701: Sampling frequency selector switch.
- S703: FS selector switch.
- : The flow of the record signal.
- : The flow of the playback signal.
- ※ Figure in < > stand for DC-voltage in record mode.
- Figure in () stand for DC-voltage in playback mode.
- Figure in (< >) stand for DC-voltage in record/playback mode.







Figure in < > stand for DC-voltage in record mode.
 Figure in () stand for DC-voltage in playback mode.
 Figure in (< >) stand for DC-voltage in record/playback mode.



• I SUB SERVO CIRCUIT / J CAPSTAN MOTOR CIRCUIT / K CYLINDER MOTOR CIRCUIT / L MECHANICAL DET. CIRCUIT / B SAMPLING FREQUENCY SELECTOR CIRCUIT / X FS SELECTOR CIRCUIT




FS SELECTOR CIRCUIT





• M RF CIRCUIT/N REMOTE CONTROL CIRCUIT/O INTERFACE CIRCUIT



K CYLINDER MOTOR CIRCUIT



M RF CIRCUIT




Note 3):
 • : The flow of the record signal.
 • : The flow of the playback signal.
 ※ Figure in < > stand for DC-voltage.
 Figure in () stand for DC-voltage.
 Figure in (< >) stand for DC-voltage.




Note 3):

- : The flow of the record signal.
- : The flow of the playback signal.
- ※ Figure in < > stand for DC-voltage in record mode.
- Figure in () stand for DC-voltage in playback mode.
- Figure in (< >) stand for DC-voltage in record/playback mode.

• P PANEL CONTROL CIRCUIT/Q SKIP KEY CIRCUIT/R TIMER SWITCH CIRCUIT/S FUNCTION KEY CIRCUIT




CIRCUIT/ FUNCTION KEY CIRCUIT



TIMER SWITCH



FUNCTION KEY CIRCUIT




- Note 4):**
- S601~603 : program switch.
606~608, S603: 1, S602: 2, S601: 3, S608: 4, S607: 5,
611~613, S606: 6, S613: 7, S612: 8, S611: 9, S618: 0
618
 - S604, 605 : input selector switch.
S604: analog, S605: digital
 - S609 : repeat switch.
 - S610 : A ↔ B repeat switch.
 - S614 : reset switch.
 - S615 : counter mode switch.
 - S616 : memory switch.
 - S617 : serial reserve switch.
 - S619 : recall switch.
 - S620 : auto switch.
 - S621 : renumber switch.
 - S622 : skip ID. erase switch.
 - S623 : start ID. erase switch.
 - S624 : skip ID. write switch.
 - S625 : start ID. write switch.
 - S626 : edit switch.
 - S627 : music scan switch.
 - S628, 629 : skip switch.
S628: forward. S629: backward.
 - S630 : end search switch.
 - S631 : auto rec mute switch.
 - S632 : pause switch.
 - S633 : rec switch.
 - S634 : ff/cue switch.
 - S635 : play switch.
 - S636 : stop switch.
 - S637 : rew/rev switch.
 - S638 : open/close switch.
 - S639 : timer switch.
- The voltage value and waveforms are the reference voltage of this unit measured by DC electronic voltmeter (high impedance) and oscilloscope on the basis of chassis. Accordingly, there may arise some error in voltage values and waveforms depending upon the internal impedance of the tester or the measuring unit.
- * Indicated voltage values are the values of voltage generated during playing (Test disc 1kHz, L+R, 0dB). All voltage values shown in circuitry are DC voltage in "power on" mode.
- ※ Figure in < > stand for DC-voltage in record mode. Figure in () stand for DC-voltage in playback mode. Figure in (< >) stand for DC-voltage in record/playback mode.

• T POWER SUPPLY CIRCUIT / U POWER TRANSFORMER CIRCUIT / V POWER SWITCH CIRCUIT / Y VOLTAGE ADJ. CIRCUIT

• Terminal guide

A
B
C
D
E
F
G



MN74HC36

M5218P 8 Pin

2SB709RTW, 2SC2404CTW, 2SD1328STW, 2SC3937TW

J3

J2

J4


J5

Note 5):

- S1 : Power switch in "on" position.
- ※ Figure in < > stand for DC-voltage in record mode.
- Figure in () stand for DC-voltage in playback mode.
- Figure in (< >) stand for DC-voltage in record/playback mode.

• Important safety notice:
Components identified by Δ mark have special characteristics important for safety.
When replacing any of these components, use only manufacturer's specified parts.

POWER SWITCH CIRCUIT / VOLTAGE ADJ. CIRCUIT



Terminal guide of IC's, transistors and diodes

AN6914S	8 Pin	SVIUPD4053G1	16 Pin	AN6873S	18 Pin
MN74HC04S	14 Pin	MN74HC00S	14 Pin	MN4049BS	16 Pin
MN74HC08S		MN74HC02S		AN4558S	8 Pin
MN74HC74S	16 Pin	MN74HCU04S	16 Pin	AN7021S	18 Pin
TC74HC123F		MN74HC14S		AN7030S	42 Pin
MN74HC125S	14 Pin	MN74HC86S	16 Pin	MN4053BS	16 Pin
MN74HC175S	MN74HC132S	NJM319M		14 Pin	
TC74HC193F	16 Pin	MN74HC157S	16 Pin	UPD4066BG	16 Pin
M5218FPTA	8 Pin	MN74HC4066S	14 Pin	BA6431F	28 Pin
M5238FPTA		M5234FP		TC4S69FTW	5 Pin
MN74HC367S	16 Pin	NJM5532M(DD)	16 Pin	NJM4560D	8 Pin
SN74LS624NS					


PCM56P-J	16 Pin	MB8464AL10SK	28 Pin	TLC271CPS	8 Pin
PCM78P-J	28 Pin	MB8416AL12SK	24 Pin		
SM5805P	16 Pin	CD74HC4046A	16 Pin		
YM3404B		SLYEDL080	8 Pin		
M74HC6004P	8 Pin	MN18982SDJ1	64 Pin		

SAQ0001-2	96 Pin	MN188322SDK1	124 Pin	BA6247	10 Pin
SAQ0002-1	80 Pin	M50754-430FP	72 Pin		
SAQ0003-1	84 Pin	AN8320S	48 Pin		
MN52080SDH	84 Pin	MN53020SDF	84 Pin		
MN53010PEH	42 Pin				

M5F78M05L	3 Pin	M5F79M12L	3 Pin	SVHHAF0613	6 Pin
M5F7812L		M5F79M05L		SVHHAF0614	7 Pin
M5F7805L					
M5F78M12L					


M5218P	8 Pin	2SB895	UN4111, UN4114	2SD893
2SB709RTW, 2SC2404CTW, 2SD1328STW, 2SC3937TW	MN1280-R	2SC3311, 2SD1424, 2SC3315DTA	AN8005, AN78L09, AN78N05	SVDMC911
1SR35200, MA165, MA167, SVDS2V20, MA701	SVGAY2202, SVGPY2222, SVGBR2222, LN57LA	MA4082M, MA4270M, MA2082	UN4211	FC52M

WIRING CONNECTION DIAGRAM




PRINTED CIRCUIT BOARDS


A INPUT / OUTPUT P.C.B.




D HEADPHONES P.C.B.




C OUTPUT LEVEL SELECTOR P.C.B.





F REC LEVEL & BALANCE CONTROL P.C.B.






M RF P.C.B.




- Circuit view of bottom of P.C.B.
- Circuit view of top of P.C.B.


G SIGNAL PROCESSING, SYSTEM CONTROL, MAIN SERVO P.C.B.




H P.B. CLOCK P.C.B.



B SAMPLING FREQUENCY SELECTOR P.C.B.





X FS SELECTOR P.C.B.



○ Circuit view of bottom of P.C.B.
● Circuit view of top of P.C.B.

■
SUB SERVO
P.C.B.




- ● Circuit view of bottom of P.C.B.
- ● Circuit view of top of P.C.B.


1 2 3 4 5 6 7 8 9

A
B
C
D
E
F
G


O INTERFACE P.C.B.




Q SKIP KEY P.C.B.




N REMOTE CONTROL P.C.B.




P PANEL CONTROL P.C.B.



R TIMER SWITCH P.C.B.




S FUNCTION KEY P.C.B.




1 2 3 4 5 6 7 8 9

A
B
C
D
E
F
G


T POWER SUPPLY P.C.B.




U POWER TRANSFORMER P.C.B.





V POWER SWITCH P.C.B.



Y VOLTAGE ADJ. P.C.B.



■ TROUBLESHOOTING



■ KEY POINTS FOR TROUBLESHOOTING

(1) Mechanism block

Loading mechanism
Post roller
Tension regulator
Pinch roller
Brake lever

Brake mechanism
Brake lever

Mechanism switch block
Tape hole detection switch
Cassette detection switch

Reel FG block
Detection photo transistor
Detection LED
Reel FG AMP (servo P.C.B.)

FPC & FPC connector

(2) Mode motor block

Mode motor
Mode sensor
FPC & FPC connector
Mode motor driver circuit
Mode motor control circuit

(3) Master clock block

28MHz (signal name: 28MCK)
7MHz (signal name: 7MCK)
9.4MHz (signal name: FCH)

(4) Switch block

FPC & FPC connector
Switch

(5) HEAD, RF block

Head FPC & FPC connector
Head dirty
Head cracked or damaged
RF recording current
Playback eye pattern

(6) Tape begin/end detection block

Begin/end detection photo transistor
Begin/end detection LED
Comparator circuit
FPC & FPC connector

(7) Power supply block

Power supply regulator output
Fuse
Relay & relay driver

(8) Capstan block

Capstan FG
FG AMP
Motor driver output
Motor current

(9) Cylinder block

Cylinder FG
Cylinder FG
FG AMP
PG AMP
Motor driver output
Motor current

(10) ATF block

RF ATF output
ATF SYNC output

(11) Signal processing block

Data & clock to DA
Data & clock to AD
All clocks

(12) Digital output block

Digital output PB

(15) Concerning the error rate

If the error rate is functioning correctly, it can be judged that all operations up to signal processing are functioning correctly, in other words, that there is no problem in the transport system.

Thus, when there is a problem with the playback sound, if the error rate is functioning correctly, the problem can be assumed to exist in the analog system.

(16) Concerning the level meter

If the level meter is functioning correctly during playback, it indicates that the mechanism, head, and RF sections are all functioning correctly. In addition, if the level meter is functioning correctly during recording, it indicates that the analog system (input amplifier and AD) is functioning correctly.

(13) Panel control block

Panel control clock
Panel/system control transfer
Panel control reset

(14) Analog block

Input amplifier
Output amplifier
Muting circuit
AD converter
DA converter

RESISTORS & CAPACITORS

Notes : * Important safety notice : Components identified by Δ mark have special characteristics important for safety. When replacing any of these components use only manufacturer's specified parts. * Bracketed indications in Ref. No. columns specify the area. (Refer to the first page for area.) Parts without these indications can be used for all areas.

Numbering System For Resistors

Example:

Table showing resistor numbering examples: ERD 25 F J 102 and ERX 2 AN J 471, with columns for Type, Wattage, Shape, Tolerance, and Value.

Numbering System For Capacitors

Example:

Table showing capacitor numbering examples: ECKD 1H 102 Z F and ECEA 50 M 330, with columns for Type, Voltage, Value, Tolerance, and Unique characteristics.

- Capacity values are in microfarads (μF) unless specified otherwise, P = Pico-farads (pF) F = Farads (F). Resistance values are in ohms (Ω), unless specified otherwise, 1K = 1,000Ω, 1M = 1,000kΩ

Tables detailing Resistor Type, Wattage, Tolerance, Capacitor Type, Voltage, and Tolerance. Lists various types like Carbon, Metal Oxide, Electrolytic, and Ceramic with their respective specifications.

Main reference table for resistors, organized by Ref. No., Part No., and Value. Includes sub-headers like RESISTORS(VALUE, WATTAGE) and lists values such as 1.2K, 2.2K, 3.3K, etc.



Main reference table for resistors, continuing from the previous table, listing Ref. No., Part No., and Value for various resistor types like ERJ8GEY, ERF8GEY, ERD25T, etc.


EXPLODED VIEWS

• Cabinet and chassis parts


• Loading u

A
B
C
D
E
F
G





• Loading unit



REPLACEMENT PARTS LIST


REPLACEMENT PARTS LIST

Notes : * Important safety
Components id
manufacturer's
* Bracketed indic
Parts without th
* Remote Control
Supply period fo

Ref. No.	Part No.
PACKING MATERIAL	
P1	SPG6451
P2	SPS5079-1
P3	SPS5080-1
P4	SPPT723
P5	SPS5282
P6	SPS5301
P7	XZB23X3500
P8	XZB09X1000

Ref. No.	Part No.	Description	Ref. No.	Part No.	Description
DECK					
CASSETTE DECK					
301	EVQWR2002	V.R	352	RME420ZA	HOLDER
302	EVQWR2001	V.R	353	RNM8ZA	BEARING METAL
303	1NL0018ZA	ARM	354	XYN2+C4	SCREW
304	1NL0019ZA	LEVER	355	XQN2+A25	SCREW
305	1NL0026ZA	ARM	356	1HR0004ZA	PLATE
306	1NM0005ZA	HOLDER	356-1	RNG53ZA	GEAR
307	1NG0006ZA	GEAR	356-2	QBW2008	WASHER
307-1	RUM100ZA	SPRING	357	1NL0017ZA	ARM
307-2	RNG61ZA	GEAR	357-1	RUD62ZB	SPRING
308	1NG0005ZA	GEAR	358	RNL98ZB	LEVER
308-1	RUM100ZA	SPRING	359	RUBVD1000-KN	SHAFT
308-2	RNG60ZA	GEAR	360	RULVD1000-KN	ANGLE
309	1UP0050ZA	REEL FG FPC	361	XWE2	WASHER
310	1DM0014ZA	REEL TABLE	362	1UL0043ZA	BRACKET
311	1DM0015ZA	REEL TABLE	363	XQN16+A3	SCREW
312	1NR0025ZA	PLATE	364	RUM116ZA	SPRING
313	1NL0022ZA	ARM	365	XQN16+A2	SCREW
314	1NL0021ZA	ARM	366	QBW2008	WASHER
315	1NL0020ZA	ARM	367	XUC15FT	E-RING
315-1	RUB463ZA	SHAFT	368	RNW216ZA	WASHER
315-2	QBW2008	WASHER	370	RUL876ZA	LEVER
315-3	RUD63ZA	SPRING	371	RDR9012ZA	PULLEY
316	1UL0033ZA	GUIDE	372	RDV59ZA	ANGULAR BELT
317	1NG0008ZA	GEAR	373	RDR9013ZA	PULLEY
318	1NG0007ZA	GEAR	374	RUB462ZA	SHAFT
319	QBK32059	WASHER	375	RUM98ZA	SPRING
320	1UP0051ZA	PC BOARD W/COMPONENT	376	RHE5123YA	SCREW
321	XQN2+AJ4	SCREW	377	RUD60ZA	SPRING
322	1NL0016ZA	LEVER	378	XUC2FT	E-RING
323	1NL0025ZA	ARM	380	RNL64ZA	ARM
323-1	RD19002ZA	ROLLER	381	RNL63ZA	ARM
323-2	QBW2008	WASHER	382	XQN16+CJ8	SCREW
324	RME422B	HOLDER	383	XQN2+A8FN	SCREW
325	1DR0015ZA	ROLLER	384	1UG0002ZA	PLATE
326	RME421ZB	HOLDER	385	RUL924ZA	BRACKET
327	1NL0014ZA	ARM	386	RNW172ZA	WASHER
328	QBW2010	WASHER	387	RUD64ZA	SPRING
329	RDR95ZA	ROLLER	388	RUD61ZC	SPRING
330	RNL69ZB	ARM	389	RUD65ZA	SPRING
331	RDG5936ZA	CAM GEAR	390	RUQ56ZA	SPRING
332	QBW2012	WASHER	391	RUQ55ZA	SPRING
334	RUS761ZA	LEAF SPRING	393	XQN2+C6	SCREW
335	XSN2+W4	SCREW	395	1DR0005ZA	ROLLER
336	XQN2+A3	SCREW	396	1MD0020ZA	SPACER
337	RUL1062ZA	LEVER	397	DVX32D2LA	DD MOTOR
338	RUL1061ZA	LEVER	399	1UG0001ZA	PLATE
339	RDV60ZB	ANGULAR BELT	400	RNW240ZA	WASHER
340	QBW2030	WASHER	401	XUC25FT	WASHER
341	RNN139ZA	SHAFT	402	RNG63ZA	GEAR
342	1NB0001ZA	ROLLER	404	RDE171ZA	SPACER
343	1NL0028ZA	LEVER	405	QBW2007	WASHER
344	1NL0029ZA	LEVER	406	1NL0030ZA	LEVER
345	RUD66ZA	SPRING	407	1NL0031ZA	LEVER
346	RUS99ZA	SPRING	408	RHR1328ZA	PLASTIC SPACER
347	RNN143ZA	SHAFT	409	VEG0605	HEAD
348	XQN16+C45	SCREW	409-1	VEHD389-SER	UPPER HEAD
349	1JQ0012ZA	DC MOTOR	412	XQS2+A4	SCREW
350	1NL0015ZA	ARM	414	XQN16+A45T	SCREW
350-1	RHR1324ZA	PLASTIC SPACER	415	XQN2+A35	SCREW
350-2	XQN16+C6	SCREW	416	XWC2B	WASHER
351	RME419ZA	HOLDER	418	XXER0001ZA	SCREW
			419	XQN16+C3	SCREW
			420	XSN26+3	SCREW
			421	XTS26+6F	SCREW
			422	XQN16+C25FZ	SCREW

EXPLODED VIEWS
• chassis parts




NOTES:
• When changing mechanism parts, apply the specified grease to the are marked "XX" shown in the drawing "Mechanical Parts Location".

Ref. No.	Part No.
A	RZZ0L05
B	SZZ0L25
C	RZZ0L06
D	RZZ0L02

EXPLODED VIEWS

• chassis parts



NOTES:

- When changing mechanism parts, apply the specified grease to the are marked "XX" shown in the drawing "Mechanical Parts Location".

Ref. No.	Part No.
A	RZZ0L05
B	SZZ0L25
C	RZZ0L06
D	RZZ0L02

REPLACEMENT PARTS LIST

Notes : * Important safety notice :

Components identified by Δ mark have special characteristics important for safety. When replacing any of these components use only manufacturer's specified parts.

* Bracketed indications in Ref. No. columns specify the area. (Refer to the first page for area.)
Parts without these indications can be used for all areas.

* Remote Control Ass'y:

Supply period for three years from termination of production.

Ref. No.	Part No.	Description	Ref. No.	Part No.	Description
PACKING MATERIAL			ACCESSORIES		
P1	SPG6451	CARTON BOX	A1	SQF13425	INSTRUCTION MANUAL
P2	SPS5079-1	PAD	A2	SJPD19-1E	CORD
P3	SPS5080-1	PAD	A3	Δ SJAD5	POWER CORD
P4	SPP723	PROTECTION COVER	A4	SMN2090	BRACKET
P5	SPS5282	PAD	A5	SMN2091	BRACKET
P6	SPS5301	PAD	A6	XYNQ+F10FZ	SCREW
P7	XZB23X35C03	PROTECTION BAG	A7	SSE44	REMOTE CONTROL
P8	XZB08X10C03	PROTECTION COVER	A8	SMN2092	BRACKET
			A9	SMN2105	BRACKET